Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CS5535-UDC Datasheet(PDF) 91 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # CS5535-UDC
Description  Geode??CS5535 I/O Companion Multi-Function South Bridge
Download  555 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5535-UDC Datasheet(HTML) 91 Page - National Semiconductor (TI)

Back Button CS5535-UDC Datasheet HTML 87Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 88Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 89Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 90Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 91Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 92Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 93Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 94Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 95Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 555 page
background image
Revision 0.8
91
www.national.com
4.4
ATA-5 CONTROLLER
The hard disk controller is an ATA-5 compatible IDE con-
troller (ATAC). This controller supports UDMA/66, MDMA,
and PIO modes. The controller can support one channel
(two devices).
The IDE interface provides a variety of features to optimize
system performance, including 32-bit disk access, post
write buffers, bus master, MDMA, look-ahead read buffer,
and prefetch mechanism.
The IDE interface timing is completely programmable. Tim-
ing control covers the command active and recover pulse
widths, and command block register accesses. The IDE
data-transfer speed for each device on each channel can
be independently programmed allowing high-speed IDE
peripherals to coexist on the same channel as older, com-
patible devices. Faster devices must be ATA-5 compatible.
The ATAC also provides a software-accessible buffered
reset signal to the IDE drive. The IDE_RST# signal is
driven low during system reset and can be driven low or
high as needed for device power-off conditions.
Features include:
• ATA5-compliant IDE controller
• Supports PIO (mode 0 to 4), MDMA (mode 0 to 2), and
UDMA (mode 0 to 4)
• Supports one channel, two devices
• Allows independent timing programming for each device
4.4.1
PIO Modes
The IDE data port transaction latency consists of address
latency, asserted latency, and recovery latency. Address
latency occurs when a PCI master cycle targeting the IDE
data port is decoded, and the IDE_ADDR[2:0] and
IDE_CS# lines are not set up. Address latency provides the
setup time for the IDE_ADDR[2:0] and IDE_CS# lines prior
to IDE_IOR# and IDE_IOW#.
Asserted latency consists of the I/O command strobe
assertion length and recovery time. Recovery time is pro-
vided so that transactions may occur back-to-back on the
IDE interface without violating minimum cycle periods for
the IDE interface.
If IDE_IORDY is asserted when the initial sample point is
reached, no wait states are added to the command strobe
assertion length. If IDE_IORDY is negated when the initial
sample point is reached, additional wait states are added.
Recovery latency occurs after the IDE data port transac-
tions have completed. It provides hold time on the
IDE_ADDR[2:0] and IDE_CS# lines with respect to the
read and write strobes (IDE_IOR# and IDE_IOW#).
The PIO portion of the IDE registers is enabled through:
• Channel 0 Drive 0 PIO (ATAC_CH0D0_PIO) (MSR
51300020h)
• Channel 0 Drive 1 PIO (ATAC_CH0D1_PIO) (MSR
51300022h)
The IDE channel and devices can be individually pro-
grammed to select the proper address setup time, asserted
time, and recovery time.
The bit formats for these registers are shown in Section
5.4.3 "ATAC Native Registers" on page 258. Note that there
are different bit formats for each of the PIO programming
registers depending on the operating format selected: For-
mat 0 or Format 1.
Channel 0 Drive 0/1 - The DMA register (MSR 51300021h/
51300023h) sets the format of the PIO register. If bit 31 =
0, Format 0 is used and it selects the slowest PIO mode
(bits [19:16]) for commands. If bit 31 = 1, Format 1 is used
and it allows independent control of command and data.
Also listed in the bit formats are recommended values for
the different PIO modes. Note that these values are only
recommended settings and are not 100% tested.
4.4.2
Bus Master Mode
An IDE bus master is provided to perform the data trans-
fers for the IDE channel. The ATAC off-loads the CPU and
improves system performance.
The bus master mode programming interface is an exten-
sion of the standard IDE programming model. This means
that devices can always be dealt with using the standard
IDE programming model, with the master mode functional-
ity used when the appropriate driver and devices are
present. Master operation is designed to work with any IDE
device that supports DMA transfers on the IDE bus.
Devices that work in PIO mode can only use the standard
IDE programming model.
The IDE bus master uses a simple scatter/gather mecha-
nism, allowing large transfer blocks to be scattered to or
gathered from memory. This cuts down on the number of
interrupts to and interactions with the CPU.
4.4.2.1
Physical Region Descriptor Table Address
Before the controller starts a master transfer it is given a
pointer to a Physical Region Descriptor Table. This pointer
sets the starting memory location of the Physical Region
Descriptors (PRDs). The PRDs describe the areas of mem-
ory that are used in the data transfer. The PRDs must be
aligned on a 4-byte boundary and the table cannot cross a
64 kB boundary in memory.
4.4.2.2
IDE Bus Master Registers
The IDE Bus Master registers have an IDE Bus Master
Command register and Bus Master Status register. These
registers can be accessed by byte, WORD, or DWORD.


Similar Part No. - CS5535-UDC

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
CS5530 NSC-CS5530 Datasheet
3Mb / 241P
   Geode??CS5530 I/O Companion Multi-Function South Bridge
logo
Cirrus Logic
CS5530 CIRRUS-CS5530 Datasheet
286Kb / 36P
   24-bit ADC with Ultra-low-noise Amplifier
CS5530 CIRRUS-CS5530 Datasheet
277Kb / 36P
   24-bit ADC with Ultra-low-noise Amplifier
CS5530-IS CIRRUS-CS5530-IS Datasheet
286Kb / 36P
   24-bit ADC with Ultra-low-noise Amplifier
CS5530-IS CIRRUS-CS5530-IS Datasheet
277Kb / 36P
   24-bit ADC with Ultra-low-noise Amplifier
More results

Similar Description - CS5535-UDC

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
CS5530 NSC-CS5530 Datasheet
3Mb / 241P
   Geode??CS5530 I/O Companion Multi-Function South Bridge
CS5530A NSC-CS5530A Datasheet
4Mb / 259P
   Geode CS5530A I/O Companion Multi-Function South Bridge
logo
Integrated Silicon Solu...
IS31IO7325 ISSI-IS31IO7325 Datasheet
368Kb / 15P
   MULTI-FUNCTION I/O DRIVER
IS31IO7328 ISSI-IS31IO7328 Datasheet
380Kb / 15P
   MULTI-FUNCTION I/O DRIVER
logo
Advanced Micro Devices
CS5530A AMD-CS5530A Datasheet
2Mb / 259P
   AMD Geode CS5530A Companion Device
logo
Microchip Technology
ECE1117 MICROCHIP-ECE1117 Datasheet
1Mb / 83P
   Multi-Function BC-Link/SMBus Companion Device
07/14/15
logo
Intel Corporation
GW80314GSSL7NK INTEL-GW80314GSSL7NK Datasheet
1Mb / 88P
   Intel짰 GW80314 I/O Companion Chip
logo
National Semiconductor ...
CS9210 NSC-CS9210 Datasheet
776Kb / 39P
   Geode??CS9210 Graphics Companion DSTN Controller
logo
Contec Co., Ltd
AIO-160802L-LPE CONTEC-AIO-160802L-LPE Datasheet
503Kb / 5P
   PCI Express-compliant Multi-function Analog I/O
logo
List of Unclassifed Man...
VT8231 ETC-VT8231 Datasheet
1Mb / 132P
   SOUTH BRIDGE PC99 COMPLIANT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com