Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CS5535-UDC Datasheet(PDF) 77 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # CS5535-UDC
Description  Geode??CS5535 I/O Companion Multi-Function South Bridge
Download  555 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5535-UDC Datasheet(HTML) 77 Page - National Semiconductor (TI)

Back Button CS5535-UDC Datasheet HTML 73Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 74Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 75Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 76Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 77Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 78Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 79Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 80Page - National Semiconductor (TI) CS5535-UDC Datasheet HTML 81Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 555 page
background image
Revision 0.8
77
www.national.com
GLPCI_SB Functional Description (Continued)
4.2.1
GeodeLink Interface
The GeodeLink Interface block provides a thin protocol
conversion layer between the transaction forwarding mod-
ule and the GLIU. It is responsible for multiplexing in-bound
write request data with out-bound read response data on
the single GLIU data out bus.
4.2.2
FIFOs/Synchronization
The FIFO block consists of a collection of in-bound and
out-bound FIFOs. Each FIFO provides simple, synchro-
nous interfaces to the reader and to the writer.
The FIFO block also includes synchronization logic for a
few non-FIFO related signals and clock gating logic.
4.2.3
Transaction Forwarding
The Transaction Forwarding block receives, processes, and
forwards transaction requests and responses between the
GeodeLink Interface and PCI Bus Interface blocks. It imple-
ments the transaction ordering rules. It performs write/read
prefetching as needed. It also performs the necessary
translation between GLIU and PCI commands. The Trans-
action Forwarding block also handles the conversion
between 64-bit GLIU data paths and 32-bit PCI data paths.
Out-bound transactions are handled in a strongly ordered
fashion. All out-bound memory writes are posted. The
SEND_RESPONSE flag is never expected to be set in a
memory write and is ignored. Any queued out-bound
requests are flushed prior to handling an in-bound read
request.
All in-bound memory writes are posted. South bridge mas-
ter out-bound read request data can pass in-bound writes.
Thus, a pending out-bound read request need not be
deferred while posted in-bound write data is waiting to be
flushed or is in the process of being flushed. The out-bound
read request may be performed on the PCI bus at the
same time that the in-bound write data is flowing through
the GLIU.
When handling an in-bound read request, the intended size
of the transfer is unknown. In-bound read requests for non-
prefetchable addresses will only fetch the data explicitly
indicated in the PCI transaction. Thus, all in-bound read
requests made to non-prefetchable addresses will return at
most a single 32-bit WORD. In-bound read requests made
to prefetchable memory may cause more than a 32-bit
WORD to be prefetched. The amount of data prefetched is
configurable via the read threshold fields of the Global
Control (GLPCI_CTRL), MSR 51000010h. Multiple read
requests may be generated to satisfy the read threshold
value.
In-bound read requests may pass posted in-bound write
data when there is no address collision between the read
request and the address range of the posted write data (dif-
ferent cache lines) and the read address is marked as
being prefetchable.
Support IDE data port Read Prefetch when MSR Control
register (MSR 51000010h[19:18]) is set to IDE prefetch for
performance enhancement. I/O reads to address 1F0h can
follow
a
prefetching
behavior.
When
enabled,
the
GLPCI_SB issues GLIU Read Request Packets for this
specific address before receiving a request on the PCI bus
for it. All PCI accesses to 1F0h must be DWORDs; that is,
4 bytes.
4.2.4
PCI Bus Interface
The PCI Bus Interface block provides a protocol conversion
layer between the transaction forwarding module and the
PCI bus. The master and target portions of this module
operate independently. Thus, out-bound write requests and
in-bound read responses are effectively multiplexed onto
the PCI bus. It includes address decoding logic to recog-
nize distinct address regions for slave operation. Each
address region is defined by a starting address, an address
mask, and some attached attributes (i.e., memory and/or
I/O space indicator, prefetchable, retry/hold, postable mem-
ory write, region enable).
The PCIF is responsible for retrying out-bound requests
when a slave termination without data is seen on the PCI
bus. It also must restart transactions on the PCI that are
prematurely ended with a slave termination. This module
also always slave terminates in-bound read transactions
issued to non-prefetchable regions after a single WORD
has been transferred.
4.2.5
CPU Interface Serial
The CPU Interface Serial block provides a serial interface
to the CPU for side-band signals. From reset, the
GLPCI_SB connects only the SUSP# signal to the serial
output. All other signals must be added by programming
the CIS mode (MSR 51000010h[4:3]). Any change of the
signals selected from the 16 side-band signals will start
shifting to the CPU all 20 bits of the CIS register including
two START bits (00) and two padding STOP bits (11).
Three different modes control the selection of the side-
band signals to the CIS shift register.
4.2.6
Programmable ID Selection
An ID select register, IDSEL[31:0], is used for programma-
ble ID selection. Only one bit in IDSEL[31:12] is set and
used as a chip select (i.e., compared with AD[31:12]) dur-
ing a PCI configuration write/read. The reset value of the
IDSEL register is 02000000h. After reset, the first 32-bit I/O
write PCI command (i.e., BE# = 0h) with address
00000000h and one bit set in AD[31:0] is assumed to ini-
tialize the IDSEL register. Only data with one bit set in
AD[31:0] is considered valid. All other values are ignored
and will not change the contents of IDSEL.


Similar Part No. - CS5535-UDC

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
CS5530 NSC-CS5530 Datasheet
3Mb / 241P
   Geode??CS5530 I/O Companion Multi-Function South Bridge
logo
Cirrus Logic
CS5530 CIRRUS-CS5530 Datasheet
286Kb / 36P
   24-bit ADC with Ultra-low-noise Amplifier
CS5530 CIRRUS-CS5530 Datasheet
277Kb / 36P
   24-bit ADC with Ultra-low-noise Amplifier
CS5530-IS CIRRUS-CS5530-IS Datasheet
286Kb / 36P
   24-bit ADC with Ultra-low-noise Amplifier
CS5530-IS CIRRUS-CS5530-IS Datasheet
277Kb / 36P
   24-bit ADC with Ultra-low-noise Amplifier
More results

Similar Description - CS5535-UDC

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
CS5530 NSC-CS5530 Datasheet
3Mb / 241P
   Geode??CS5530 I/O Companion Multi-Function South Bridge
CS5530A NSC-CS5530A Datasheet
4Mb / 259P
   Geode CS5530A I/O Companion Multi-Function South Bridge
logo
Integrated Silicon Solu...
IS31IO7325 ISSI-IS31IO7325 Datasheet
368Kb / 15P
   MULTI-FUNCTION I/O DRIVER
IS31IO7328 ISSI-IS31IO7328 Datasheet
380Kb / 15P
   MULTI-FUNCTION I/O DRIVER
logo
Advanced Micro Devices
CS5530A AMD-CS5530A Datasheet
2Mb / 259P
   AMD Geode CS5530A Companion Device
logo
Microchip Technology
ECE1117 MICROCHIP-ECE1117 Datasheet
1Mb / 83P
   Multi-Function BC-Link/SMBus Companion Device
07/14/15
logo
Intel Corporation
GW80314GSSL7NK INTEL-GW80314GSSL7NK Datasheet
1Mb / 88P
   Intel짰 GW80314 I/O Companion Chip
logo
National Semiconductor ...
CS9210 NSC-CS9210 Datasheet
776Kb / 39P
   Geode??CS9210 Graphics Companion DSTN Controller
logo
Contec Co., Ltd
AIO-160802L-LPE CONTEC-AIO-160802L-LPE Datasheet
503Kb / 5P
   PCI Express-compliant Multi-function Analog I/O
logo
List of Unclassifed Man...
VT8231 ETC-VT8231 Datasheet
1Mb / 132P
   SOUTH BRIDGE PC99 COMPLIANT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com