Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CS4237B Datasheet(PDF) 28 Page - Cirrus Logic

Part # CS4237B
Description  CrystalClear Advanced Audio System with 3D Sound
Download  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4237B Datasheet(HTML) 28 Page - Cirrus Logic

Back Button CS4237B Datasheet HTML 24Page - Cirrus Logic CS4237B Datasheet HTML 25Page - Cirrus Logic CS4237B Datasheet HTML 26Page - Cirrus Logic CS4237B Datasheet HTML 27Page - Cirrus Logic CS4237B Datasheet HTML 28Page - Cirrus Logic CS4237B Datasheet HTML 29Page - Cirrus Logic CS4237B Datasheet HTML 30Page - Cirrus Logic CS4237B Datasheet HTML 31Page - Cirrus Logic CS4237B Datasheet HTML 32Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 114 page
background image
pin active until the appropriate number of 8-bit
cycles have occurred to transfer one audio sam-
ple. Note that different audio data types will
require a different number of 8-bit transfers.
DMA Interface
The second type of parallel bus cycle from the
WSS Codec is a DMA transfer. DMA cycles are
distinguished from PIO register cycles by the as-
se rt ion
of
a
DR Q
fol lowe d
b y
a n
acknowledgment by the host by the assertion of
DACK (with AEN high). While the acknow-
ledgment is received from the host, the WSS
Codec assumes that any cycles occurring are
DMA cycles and ignores the addresses on the
address lines.
The WSS Codec may assert the DMA request
signal at any time. Once asserted, the DMA re-
quest will remain asserted until a complete DMA
cycle occurs to the part. DMA transfers may be
terminated by resetting the PEN and/or CEN bits
in the Interface Configuration register (I9), de-
pending on the DMA that is in progress
(playback, capture, or both). Termination of
DMA transfers may only happen between sample
transfers on the bus. If DRQ goes active while
resetting PEN and/or CEN, the request must be
acknowledged with DACK and a final sample
transfer completed.
DMA CHANNEL MAPPING
Mapping of the WSS Codec’s DRQ and DACK
onto the ISA bus is accomplished by the Plug
and Play configuration registers. If the Plug and
Play resource data specifies only one DMA
channel for the Codec (or the codec is placed in
SDC mode) then both the playback and capture
DMA requests should be routed to the same
DRQ/DACK pair (DMA Channel Select 0). If
the Plug and Play resource data specifies two
DMA channels for the Codec, then the playback
DMA request will be routed to the DMA pair
specified by the DMA Channel Select 0 resource
data, and the capture DMA requests will be
routed to the DMA pair specified by the DMA
Channel Select 1 resource data.
DUAL DMA CHANNEL MODE
The WSS Codec supports a single and a dual
DMA channel mode. In dual DMA channel
mode, playback and capture DMA requests and
acknowledges occur on independent DMA chan-
nels. In dual DMA mode, SDC should be set to
0. The Playback- and Capture-Enables (PEN,
CEN, I9) can be changed without a Mode
Change Enable (MCE, R0).
This allows for
proper full duplex control where applications are
independently using playback and capture.
SINGLE DMA CHANNEL (SDC) MODE
When two DMA channels are not available, the
SDC mode forces all DMA transfers (capture or
playback) to occur on a single DMA channel
(playback channel). The trade-off is that the
WSS Codec will no longer be able to perform
simultaneous DMA capture and playback.
To enable the SDC mode, set the SDC bit in the
Interface Configuration register (I9). With the
SDC bit asserted, the internal workings of the
WSS Codec remain exactly the same as dual
mode, except for the manner in which DMA re-
quest and acknowledges are handled.
The playback of audio data will occur on the
playback channel exactly as dual channel opera-
tion; however, the capture audio channel is now
diverted to the playback channel. Alternatively
stated, the capture DMA request occurs on DMA
channel select 0 for the WSS Codec. (In
MODEs 2 and 3, the capture data format is al-
ways set in register I28.) If both playback and
capture are enabled, the default will be playback.
SDC does not have any affect when using PIO
accesses.
DS213PP4
CS4237B
28


Similar Part No. - CS4237B

ManufacturerPart #DatasheetDescription
logo
Shenzhenshi YONGFUKANG ...
CS4230E YONGFUKANG-CS4230E Datasheet
2Mb / 11P
   Charge Pump
logo
List of Unclassifed Man...
CS4231A ETC-CS4231A Datasheet
2Mb / 76P
   PARALLEL INTERFACE MULTIMEDIA AUDIO CODEC
CS4231A-KL ETC-CS4231A-KL Datasheet
2Mb / 76P
   PARALLEL INTERFACE MULTIMEDIA AUDIO CODEC
CS4231A-KQ ETC-CS4231A-KQ Datasheet
2Mb / 76P
   PARALLEL INTERFACE MULTIMEDIA AUDIO CODEC
logo
Cirrus Logic
CS42324 CIRRUS-CS42324 Datasheet
1Mb / 71P
   10-In, 6-Out, 2 Vrms Audio CODEC
More results

Similar Description - CS4237B

ManufacturerPart #DatasheetDescription
logo
Toshiba Semiconductor
TA2136FG TOSHIBA-TA2136FG Datasheet
197Kb / 7P
   Sound Retrieval System; 3D Sound IC
logo
Cirrus Logic
CS4239 CIRRUS-CS4239 Datasheet
1Mb / 98P
   CrystalClear??Portable ISA Audio System
CS4235 CIRRUS-CS4235 Datasheet
1,012Kb / 94P
   CrystalClear Low Cost ISA Audio System
logo
New Japan Radio
NJW1160 NJRC-NJW1160 Datasheet
620Kb / 26P
   AUDIO PROCESSOR with SOUND ENHANCEMENT and SRS 3D STEREO
logo
National Semiconductor ...
LM4859 NSC-LM4859 Datasheet
1Mb / 29P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4844 NSC-LM4844_07 Datasheet
633Kb / 26P
   Stereo 1.2W Audio Sub-System with 3D Enhancement
LM4859 NSC-LM4859_05 Datasheet
1Mb / 29P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4857 NSC-LM4857 Datasheet
1Mb / 38P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4857 NSC-LM4857_05 Datasheet
1Mb / 37P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4844 NSC-LM4844 Datasheet
983Kb / 21P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com