Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CS4237B Datasheet(PDF) 86 Page - Cirrus Logic

Part # CS4237B
Description  CrystalClear Advanced Audio System with 3D Sound
Download  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4237B Datasheet(HTML) 86 Page - Cirrus Logic

Back Button CS4237B Datasheet HTML 82Page - Cirrus Logic CS4237B Datasheet HTML 83Page - Cirrus Logic CS4237B Datasheet HTML 84Page - Cirrus Logic CS4237B Datasheet HTML 85Page - Cirrus Logic CS4237B Datasheet HTML 86Page - Cirrus Logic CS4237B Datasheet HTML 87Page - Cirrus Logic CS4237B Datasheet HTML 88Page - Cirrus Logic CS4237B Datasheet HTML 89Page - Cirrus Logic CS4237B Datasheet HTML 90Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 114 page
background image
CAPTURE DMA REGISTERS
The Capture DMA Base registers (I30/31) pro-
vide a second pair of Base registers that allow
full-duplex DMA operation. With full-duplex op-
eration captur e and playback can occur
simultaneously. These registers are provided in
MODE 2 and 3 only.
When the capture Current Count register rolls
under, the Capture Interrupt bit, CI, (I24) is set
causing the INT bit (R2) to be set. The interrupt
is cleared by a write of any value to the Status
register (R2), or writing a "0" to the Capture In-
terrupt bit, CI (I24).
Digital Loopback
Digital Loopback is enabled via the LBE bit in
the Loopback Control register (I13). This loop-
back routes the digital data from the ADCs to
the DACs. There are two Methods of control-
ling this loopback.
The first method does not
allow separate control over the attenuation level
of the left and right channels.
Changes to the
attenuation bits of register I13 will simultane-
ously affect both the left and the right channels.
The other method of controlling loopback, is to
set the SLBE bit in register X10. This separates
the attenuation levels of the left and right chan-
nels. With SLBE enabled, the attenuation bits of
register I13 only control the left channel, and the
attenuation bits of register X10 control the right
channel. The LBE bit in register I13 still en-
ables, or disables digital loopback for both
channels. Loopback is then summed into the
digital mixer. The digital loopback is illustrated
in Figure 4. Since the WSS Codec allows selec-
tion of different data formats between capture
and playback, if the capture channel is set to
mono and the playback channel set to stereo, the
mono input (mic) data will be mixed into both
channels of the output mixer.
If the sum of the digital mixer inputs is greater
than full scale, WSS Codec will send the appro-
priate full scale value to the DACs (clipping).
Timer Registers
The Timer registers are provided for synchroni-
zation, watch dog and other functions where a
high resolution time reference is required. This
counter is 16 bits and the exact time base, listed
in the register description, is determined by the
clock base frequency selected.
The Timer register is set by loading the high and
low registers to the appropriate values and set-
ting the Timer Enable bit, TE, in the Alternate
Feature Enable register (I16). This value will be
loaded into an internal Current Count register
and will decrement at approximately a 10
µsec
rate. When the value of the Current Count regis-
ter reaches zero, an interrupt will be posted to
the host and the Timer Interrupt bit, TI, is set in
the Alternate Feature Status register (I24). On
the next timer clock the value of the Timer regis-
ters will be loaded into the internal Current
Count register and the process will begin again.
The interrupt is cleared by any write to the
Status register (R2) or by writing a "0" to the
Timer Interrupt bit, TI, in the Alternate Feature
Status register (I24).
WSS Codec Interrupt
The INT bit of the Status register (R2) always
reflects the status of the WSS Codec’s internal
interrupt state. A roll-over from any Current
Count register (DMA playback, DMA capture, or
Timer) sets the INT bit. This bit remains set until
cleared by a write of ANY value to Status regis-
ter (R2), or by clearing the appropriate bit or bits
(PI, CI, TI) in the Alternate Feature Status regis-
ter (I24).
DS213PP4
CS4237B
86


Similar Part No. - CS4237B

ManufacturerPart #DatasheetDescription
logo
Shenzhenshi YONGFUKANG ...
CS4230E YONGFUKANG-CS4230E Datasheet
2Mb / 11P
   Charge Pump
logo
List of Unclassifed Man...
CS4231A ETC-CS4231A Datasheet
2Mb / 76P
   PARALLEL INTERFACE MULTIMEDIA AUDIO CODEC
CS4231A-KL ETC-CS4231A-KL Datasheet
2Mb / 76P
   PARALLEL INTERFACE MULTIMEDIA AUDIO CODEC
CS4231A-KQ ETC-CS4231A-KQ Datasheet
2Mb / 76P
   PARALLEL INTERFACE MULTIMEDIA AUDIO CODEC
logo
Cirrus Logic
CS42324 CIRRUS-CS42324 Datasheet
1Mb / 71P
   10-In, 6-Out, 2 Vrms Audio CODEC
More results

Similar Description - CS4237B

ManufacturerPart #DatasheetDescription
logo
Toshiba Semiconductor
TA2136FG TOSHIBA-TA2136FG Datasheet
197Kb / 7P
   Sound Retrieval System; 3D Sound IC
logo
Cirrus Logic
CS4239 CIRRUS-CS4239 Datasheet
1Mb / 98P
   CrystalClear??Portable ISA Audio System
CS4235 CIRRUS-CS4235 Datasheet
1,012Kb / 94P
   CrystalClear Low Cost ISA Audio System
logo
New Japan Radio
NJW1160 NJRC-NJW1160 Datasheet
620Kb / 26P
   AUDIO PROCESSOR with SOUND ENHANCEMENT and SRS 3D STEREO
logo
National Semiconductor ...
LM4859 NSC-LM4859 Datasheet
1Mb / 29P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4844 NSC-LM4844_07 Datasheet
633Kb / 26P
   Stereo 1.2W Audio Sub-System with 3D Enhancement
LM4859 NSC-LM4859_05 Datasheet
1Mb / 29P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4857 NSC-LM4857 Datasheet
1Mb / 38P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4857 NSC-LM4857_05 Datasheet
1Mb / 37P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4844 NSC-LM4844 Datasheet
983Kb / 21P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com