Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CS4237B Datasheet(PDF) 85 Page - Cirrus Logic

Part # CS4237B
Description  CrystalClear Advanced Audio System with 3D Sound
Download  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4237B Datasheet(HTML) 85 Page - Cirrus Logic

Back Button CS4237B Datasheet HTML 81Page - Cirrus Logic CS4237B Datasheet HTML 82Page - Cirrus Logic CS4237B Datasheet HTML 83Page - Cirrus Logic CS4237B Datasheet HTML 84Page - Cirrus Logic CS4237B Datasheet HTML 85Page - Cirrus Logic CS4237B Datasheet HTML 86Page - Cirrus Logic CS4237B Datasheet HTML 87Page - Cirrus Logic CS4237B Datasheet HTML 88Page - Cirrus Logic CS4237B Datasheet HTML 89Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 114 page
background image
reading until the FIFO is empty, at which time
the requests will stop. When ACF is cleared, the
ADPCM adaptation will continue.
When PEN is cleared (playback disabled), the
ADPCM block’s accumulator and step size are
cleared. When PEN is set, the ADPCM block
will start converting. When pausing the playback
stream is desired, audio data should not be sent
to the codec which will cause a data underrun.
This can be accomplished by disabling the DMA
controller or not sending data in PIO mode. The
underrun will be detected by the WSS Codec
and the adaptation will freeze. When data is sent
to the codec, adaptation will resume. It is critical
that all playback ADPCM samples are sent to the
codec, since dropped samples will cause errors
in adaptation. Whereas toggling PEN resets the
accumulator and step size, the APAR bit (I17)
only resets the accumulator without affecting the
step size.
DMA Registers
The DMA registers allow easy integration of this
part into ISA systems. Peculiarities of the ISA
DMA controller require an external count
mechanism to notify the host CPU of a full
DMA buffer via interrupt. The programmable
DMA Base registers provide this service.
The act of writing a value to the Upper Base
register causes both Base registers to load the
Current Count register. DMA transfers are en-
abled by setting the PEN/CEN bit while
PPIO/CPIO is clear. (PPIO/CPIO can only be
changed while the MCE bit is set.) Once trans-
fers are enabled, each sample that is transferred
by a DMA cycle will decrement the Current
Count register (with the exception of the
ADPCM format) until zero is reached. The next
sample after zero generates an interrupt and re-
loads the Current Count registers with the values
in the Base registers.
For all data formats except ADPCM, the DMA
Base registers must be loaded with the number
of samples, minus one, to be transferred between
"DMA Interrupts". Stereo data contains twice as
many samples as mono data; however, 8-bit data
and 16-bit data contain the same number of sam-
ples. Symbolically:
DMA Base register16 = NS - 1
Where NS is the number of samples transferred
between interrupts and the "DMA Base regis-
ter16" consists of the concatenation of the upper
and lower DMA Base registers.
For the ADPCM data format, the contents of the
DMA Base registers is calculated differently
from any other data format. The Base registers
must be loaded with the number of BYTES to be
transferred between "DMA interrupts", divided
by four, minus one. The same equation is used
whether the data format is stereo or mono
ADPCM. Symbolically:
DMA Base register16 = Nb/4 - 1
Where Nb is the number of BYTES transferred
between interrupts and the "DMA Base regis-
ter16" consists of the concatenation of the upper
and lower DMA Base registers.
PLAYBACK DMA REGISTERS
The playback DMA registers (I14/15) are used
for sending playback data to the DACs in
MODE
2 and 3. In MODE 1, these registers
(I14/15) are used for both playback and capture;
therefore, full-duplex DMA operation is not pos-
sible.
When the playback Current Count register rolls
under, the Playback Interrupt bit, PI, (I24) is set
causing the INT bit (R2) to be set. The interrupt
is cleared by a write of any value to the Status
register (R2), or writing a "0" to the Playback
Interrupt bit, PI (I24).
DS213PP4
CS4237B
85


Similar Part No. - CS4237B

ManufacturerPart #DatasheetDescription
logo
Shenzhenshi YONGFUKANG ...
CS4230E YONGFUKANG-CS4230E Datasheet
2Mb / 11P
   Charge Pump
logo
List of Unclassifed Man...
CS4231A ETC-CS4231A Datasheet
2Mb / 76P
   PARALLEL INTERFACE MULTIMEDIA AUDIO CODEC
CS4231A-KL ETC-CS4231A-KL Datasheet
2Mb / 76P
   PARALLEL INTERFACE MULTIMEDIA AUDIO CODEC
CS4231A-KQ ETC-CS4231A-KQ Datasheet
2Mb / 76P
   PARALLEL INTERFACE MULTIMEDIA AUDIO CODEC
logo
Cirrus Logic
CS42324 CIRRUS-CS42324 Datasheet
1Mb / 71P
   10-In, 6-Out, 2 Vrms Audio CODEC
More results

Similar Description - CS4237B

ManufacturerPart #DatasheetDescription
logo
Toshiba Semiconductor
TA2136FG TOSHIBA-TA2136FG Datasheet
197Kb / 7P
   Sound Retrieval System; 3D Sound IC
logo
Cirrus Logic
CS4239 CIRRUS-CS4239 Datasheet
1Mb / 98P
   CrystalClear??Portable ISA Audio System
CS4235 CIRRUS-CS4235 Datasheet
1,012Kb / 94P
   CrystalClear Low Cost ISA Audio System
logo
New Japan Radio
NJW1160 NJRC-NJW1160 Datasheet
620Kb / 26P
   AUDIO PROCESSOR with SOUND ENHANCEMENT and SRS 3D STEREO
logo
National Semiconductor ...
LM4859 NSC-LM4859 Datasheet
1Mb / 29P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4844 NSC-LM4844_07 Datasheet
633Kb / 26P
   Stereo 1.2W Audio Sub-System with 3D Enhancement
LM4859 NSC-LM4859_05 Datasheet
1Mb / 29P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4857 NSC-LM4857 Datasheet
1Mb / 38P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4857 NSC-LM4857_05 Datasheet
1Mb / 37P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4844 NSC-LM4844 Datasheet
983Kb / 21P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com