Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CS4237B Datasheet(PDF) 75 Page - Cirrus Logic

Part # CS4237B
Description  CrystalClear Advanced Audio System with 3D Sound
Download  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4237B Datasheet(HTML) 75 Page - Cirrus Logic

Back Button CS4237B Datasheet HTML 71Page - Cirrus Logic CS4237B Datasheet HTML 72Page - Cirrus Logic CS4237B Datasheet HTML 73Page - Cirrus Logic CS4237B Datasheet HTML 74Page - Cirrus Logic CS4237B Datasheet HTML 75Page - Cirrus Logic CS4237B Datasheet HTML 76Page - Cirrus Logic CS4237B Datasheet HTML 77Page - Cirrus Logic CS4237B Datasheet HTML 78Page - Cirrus Logic CS4237B Datasheet HTML 79Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 114 page
background image
CDROM Interface
An IDE CDROM controller interface is provided
that supports Enhanced as well as Legacy IDE
CDROM drives. This interface includes two pro-
grammable chip selects and on-chip hardware to
map DMA and interrupt signals to the ISA bus.
There are five pins that make up the CDROM
interface which consist of:
CDCS - chip select, COMbase address
CDINT - interrupt, COMint
CDRQ - DMA request, COMdma
CDACK - DMA acknowledge, COMdma
ACDCS - alternate chip select, ACDbase
The four basic CDROM interface pins are multi-
function pins that default to the upper address
bits SA12 - SA15. To use the pins as a CDROM
interface, a pulldown resistor must be placed on
XIOR (XIOR must be buffered if driving TTL
logic). Once the CDROM interface is selected,
the CDROM DMA pins are further multiplexed
with the Modem pins. Therefore, a fifth logical
device, typically a modem, can be used if the
CDROM doesn’t support DMA. See the Modem
Interface section for more details.
The fifth CDROM pin ACDCS is multiplexed
with XCTL1/SINT/DOWN. This chip select sup-
ports the alternate CDROM chip select used for
status in legacy IDE drives. The volume control
pin DOWN has the highest precedence; there-
fore, the VCEN bit must be zero to use this pin
for the CDROM interface. Given that VCEN is
zero, if the base address for ACDCS, which is
ACDbase, is programmed to a non-zero value,
this pin converts to ACDCS. ACDbase, base ad-
dress 1 in LD4, is programmed via PnP or via
the SLAM method. Once this pin is set to
ACDCS, the only way to revert to XCTL1 or
SINT is to reset the part. The range of addresses
that ACDCS will respond to is programmable
via the Hardware Configuration data, byte 5,
from one to eight bytes. The default is 1 byte. In
legacy IDE CDROM drives, the alternate
CDROM address plus 1, ACDbase+1, is typi-
cally shared with the floppy controller, which
only drives data bit 7. Therefore, a bit in the
Hardware Configuration data keeps the SD7 pin
from driving data bit 7 when that address is de-
coded. This bit is labeled ACDB7D and is
located in the Hardware Configuration data, byte
7. When using ACDCS, t he SINT function
should be selected and a pullup placed on this
line, which will allow this pin to powerup inac-
tive. If XCTL1 is selected, it will powerup low;
therefore, ACDCS will be low until ACDbase is
programmed to a non-zero value.
The default address space for the peripheral port
is 4 I/O locations where XCTL0/XA2 defaults to
the control pin XCTL0. To use XCTL0/XA2 as
the XA2 address pin, thereby increasing the ad-
dress range of the peripheral port to 8 locations,
the hardware resource data must be changed. See
the Hardware Configuration Data section. Even
though the default address space is only 4 loca-
tions, the alignment for CDbase must be a
division of 8.
To make the CDROM interface more flexible,
two global bits, located in the Hardware Con-
figuration data section - byte 7, allow control
over the polarity of the CDROM interrupt pin
CDINT, and whether the SD<7-0> pins drive the
ISA bus or not. The first bit is IHC which de-
faults to 1 indicating that CDINT is an active
high interrupt. IHC is also controllable through
CTRLbase+1. The second bit is SDD - SD<7:0>
bus Disable. When this bit is set, the part will
not drive the ISA Data bus SD<7:0> pins, on
reads from either CDbase or ACDbase addresses.
This bit allows external data buffers to be used
for a CDROM that bypasses the XD<7:0> bus
and connects directly to the ISA bus. Note that
SDD affects any peripheral port device which in-
cludes the external FM and modem interfaces.
DS213PP4
CS4237B
75


Similar Part No. - CS4237B

ManufacturerPart #DatasheetDescription
logo
Shenzhenshi YONGFUKANG ...
CS4230E YONGFUKANG-CS4230E Datasheet
2Mb / 11P
   Charge Pump
logo
List of Unclassifed Man...
CS4231A ETC-CS4231A Datasheet
2Mb / 76P
   PARALLEL INTERFACE MULTIMEDIA AUDIO CODEC
CS4231A-KL ETC-CS4231A-KL Datasheet
2Mb / 76P
   PARALLEL INTERFACE MULTIMEDIA AUDIO CODEC
CS4231A-KQ ETC-CS4231A-KQ Datasheet
2Mb / 76P
   PARALLEL INTERFACE MULTIMEDIA AUDIO CODEC
logo
Cirrus Logic
CS42324 CIRRUS-CS42324 Datasheet
1Mb / 71P
   10-In, 6-Out, 2 Vrms Audio CODEC
More results

Similar Description - CS4237B

ManufacturerPart #DatasheetDescription
logo
Toshiba Semiconductor
TA2136FG TOSHIBA-TA2136FG Datasheet
197Kb / 7P
   Sound Retrieval System; 3D Sound IC
logo
Cirrus Logic
CS4239 CIRRUS-CS4239 Datasheet
1Mb / 98P
   CrystalClear??Portable ISA Audio System
CS4235 CIRRUS-CS4235 Datasheet
1,012Kb / 94P
   CrystalClear Low Cost ISA Audio System
logo
New Japan Radio
NJW1160 NJRC-NJW1160 Datasheet
620Kb / 26P
   AUDIO PROCESSOR with SOUND ENHANCEMENT and SRS 3D STEREO
logo
National Semiconductor ...
LM4859 NSC-LM4859 Datasheet
1Mb / 29P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4844 NSC-LM4844_07 Datasheet
633Kb / 26P
   Stereo 1.2W Audio Sub-System with 3D Enhancement
LM4859 NSC-LM4859_05 Datasheet
1Mb / 29P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4857 NSC-LM4857 Datasheet
1Mb / 38P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4857 NSC-LM4857_05 Datasheet
1Mb / 37P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
LM4844 NSC-LM4844 Datasheet
983Kb / 21P
   Stereo 1.2W Audio Sub-system with 3D Enhancement
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com