 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD7674 Datasheet(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7674 Datasheet(HTML) 5 Page - Analog Devices |
|
|
5 / 32 page  AD7610 Rev. 0 | Page 5 of 32 TIMING SPECIFICATIONS AVDD = DVDD = 5 V; OVDD = 2.7 V to 5.5 V; VCC = 15 V; VEE = −15 V; VREF = 5 V; all specifications TMIN to TMAX, unless otherwise noted. Table 3. Parameter Symbol Min Typ Max Unit CONVERSION AND RESET (See Figure 33 and Figure 34) Convert Pulse Width t1 10 ns Time Between Conversions t2 4 μs CNVST Low to BUSY High Delay t3 35 ns BUSY High (Except Master Serial Read After Convert) t4 1.45 μs Aperture Delay t5 2 ns End of Conversion to BUSY Low Delay t6 10 ns Conversion Time t7 1.45 μs Acquisition Time t8 380 ns RESET Pulse Width t9 10 ns PARALLEL INTERFACE MODES (See Figure 35 and Figure 37) CNVST Low to DATA Valid Delay t10 1.41 μs DATA Valid to BUSY Low Delay t11 20 ns Bus Access Request to DATA Valid t12 40 ns Bus Relinquish Time t13 2 15 ns MASTER SERIAL INTERFACE MODES1 (See Figure 39 and Figure 40) CS Low to SYNC Valid Delay t14 10 ns CS Low to Internal SDCLK Valid Delay1 t15 10 ns CS Low to SDOUT Delay t16 10 ns CNVST Low to SYNC Delay, Read During Convert t17 560 ns SYNC Asserted to SDCLK First Edge Delay t18 3 ns Internal SDCLK Period2 t19 30 45 ns Internal SDCLK High2 t20 15 ns Internal SDCLK Low2 t21 10 ns SDOUT Valid Setup Time2 t22 4 ns SDOUT Valid Hold Time2 t23 5 ns SDCLK Last Edge to SYNC Delay2 t24 5 ns CS High to SYNC HI-Z t25 10 ns CS High to Internal SDCLK HI-Z t26 10 ns CS High to SDOUT HI-Z t27 10 ns BUSY High in Master Serial Read After Convert2 t28 See Table 4 CNVST Low to SYNC Delay, Read After Convert t29 1.31 μs SYNC Deasserted to BUSY Low Delay t30 25 ns SLAVE SERIAL/SERIAL CONFIGURATION INTERFACE MODES1 (See Figure 42, Figure 43, and Figure 45) External SDCLK, SCCLK Setup Time t31 5 ns External SDCLK Active Edge to SDOUT Delay t32 2 18 ns SDIN/SCIN Setup Time t33 5 ns SDIN/SCIN Hold Time t34 5 ns External SDCLK/SCCLK Period t35 25 ns External SDCLK/SCCLK High t36 10 ns External SDCLK/SCCLK Low t37 10 ns 1 In serial interface modes, the SDSYNC, SDSCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise, the load is 60 pF maximum. 2 In serial master read during convert mode. See Table 4 for serial mode read after convert mode. |
Similar Part No. - AD7674 |
|
Similar Description - AD7674 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
