Electronic Components Datasheet Search |
|
DA14530 Datasheet(PDF) 49 Page - Renesas Technology Corp |
|
|
DA14530 Datasheet(HTML) 49 Page - Renesas Technology Corp |
49 / 333 page DA14530 Low Power Bluetooth 5.1 SoC Final Datasheet Revision 3.4 21-Dec-2021 CFR0011-120-00 49 of 332 © 2021 Renesas Electronics Table 32: Booting Sequence Steps Step 1: Boot from external SPI Master Step 2: Boot from 1-wire UART (first option) Step 3: Boot from 1-wire UART (second option) Step 4: Boot from 2-wire UART Step 5: Boot from external SPI Slave Step 6: Boot from I2C P0_0/RST MISO Tx MOSI P0_1 MOSI Rx SCS P0_2 P0_3 SCS RxTx MISO SDA P0_4 SCK SCK SCL P0_5 RxTx (Default) P0_6 P0_7 P0_8 P0_9 P0_10 P0_11 If no bootable devices are found on any of the serial interfaces, the Booter can do two things, depending on what is stored in the CS. If the "Debugger disable" (0x70000000) command is stored there, the Booter will start scanning for peripherals again. Otherwise it enters the endless loop with the debugger (JTAG) being enabled. The debugger can be connected to P0_10/P0_02 for data (SWDIO) and clock (SDCLK) respectively. After the BootROM sequence has completed, the default system clock is RC32M, regardless of which boot path has been chosen and all GPIOs are set back to their default reset values. |
Similar Part No. - DA14530 |
|
Similar Description - DA14530 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |