Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

83C752 Datasheet(PDF) 16 Page - NXP Semiconductors

Part # 83C752
Description  80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8 bit A/D, I2C, PWM, low pin count
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

83C752 Datasheet(HTML) 16 Page - NXP Semiconductors

Back Button 83C752 Datasheet HTML 12Page - NXP Semiconductors 83C752 Datasheet HTML 13Page - NXP Semiconductors 83C752 Datasheet HTML 14Page - NXP Semiconductors 83C752 Datasheet HTML 15Page - NXP Semiconductors 83C752 Datasheet HTML 16Page - NXP Semiconductors 83C752 Datasheet HTML 17Page - NXP Semiconductors 83C752 Datasheet HTML 18Page - NXP Semiconductors 83C752 Datasheet HTML 19Page - NXP Semiconductors 83C752 Datasheet HTML 20Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 24 page
background image
Philips Semiconductors
Product specification
83C752/87C752
80C51 8-bit microcontroller family
2K/64 OTP/ROM, 5 channel 8 bit A/D, I2C, PWM, low pin count
1998 May 01
16
4MHz
8MHz
12MHz
16MHz
FREQ
MAX ACTIVE ICC
6
TYP ACTIVE ICC
6
MAX IDLE ICC
7
TYP IDLE ICC
7
ICC mA
2
4
6
8
10
12
14
16
18
20
22
SU00308
Figure 6. ICC vs. FREQ
Maximum ICC values taken at VCC = 5.5V and worst case temperature.
Typical ICC values taken at VCC = 5.0V and 25°C.
Notes 6 and 7 refer to AC Electrical Characteristics.
PROGRAMMING CONSIDERATIONS
EPROM Characteristics
The 87C752 is programmed by using a modified Quick-Pulse
Programming algorithm similar to that used for devices such as the
87C451 and 87C51. It differs from these devices in that a serial data
stream is used to place the 87C752 in the programming mode.
Figure 7 shows a block diagram of the programming configuration
for the 87C752. Port pin P0.2 is used as the programming voltage
supply input (VPP signal). Port pin P0.1 is used as the program
(PGM/) signal. This pin is used for the 25 programming pulses.
Port 3 is used as the address input for the byte to be programmed
and accepts both the high and low components of the eleven bit
address. Multiplexing of these address components is performed
using the ASEL input. The user should drive the ASEL input high
and then drive port 3 with the high order bits of the address. ASEL
should remain high for at least 13 clock cycles. ASEL may then be
driven low which latches the high order bits of the address internally.
The high address should remain on port 3 for at least two clock
cycles after ASEL is driven low. Port 3 may then be driven with the
low byte of the address. The low address will be internally stable 13
clock cycles later. The address will remain stable provided that the
low byte placed on port 3 is held stable and ASEL is kept low. Note:
ASEL needs to be pulsed high only to change the high byte of the
address.
Port 1 is used as a bidirectional data bus during programming and
verify operations. During programming mode, it accepts the byte to
be programmed. During verify mode, it provides the contents of the
EPROM location specified by the address which has been supplied
to Port 3.
The XTAL1 pin is the oscillator input and receives the master system
clock. This clock should be between 1.2 and 6MHz.
The RESET pin is used to accept the serial data stream that places
the 87C752 into various programming modes. This pattern consists
of a 10-bit code with the LSB sent first. Each bit is synchronized to
the clock input, X1.
Programming Operation
Figures 8 and 9 show the timing diagrams for the program/verify
cycle. RESET should initially be held high for at least two machine
cycles. P0.1 (PGM/) and P0.2 (VPP) will be at VOH as a result of the
RESET operation. At this point, these pins function as normal
quasi-bidirectional I/O ports and the programming equipment may
pull these lines low. However, prior to sending the 10-bit code on the
RESET pin, the programming equipment should drive these pins
high (VIH). The RESET pin may now be used as the serial data input
for the data stream which places the 87C752 in the programming
mode. Data bits are sampled during the clock high time and thus
should only change during the time that the clock is low. Following
transmission of the last data bit, the RESET pin should be held low.
Next the address information for the location to be programmed is
placed on port 3 and ASEL is used to perform the address
multiplexing, as previously described. At this time, port 1 functions
as an output.


Similar Part No. - 83C752

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
83C752 PHILIPS-83C752 Datasheet
181Kb / 24P
   80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8 bit A/D, I2C, PWM, low pin count
1999 Jul 23
More results

Similar Description - 83C752

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
87C752 PHILIPS-87C752 Datasheet
181Kb / 24P
   80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8 bit A/D, I2C, PWM, low pin count
1999 Jul 23
87C749 PHILIPS-87C749 Datasheet
164Kb / 22P
   80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8-bit A/D, PWM, low pin count
1998 Apr 23
87C751 PHILIPS-87C751 Datasheet
172Kb / 24P
   80C51 8-bit microcontroller family 2K/64 OTP/ROM, I2C, low pin count
1998 May 01
83C749 PHILIPS-83C749 Datasheet
200Kb / 22P
   80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8-bit A/D, PWM, low pin count
1998 Apr 23
83C751 PHILIPS-83C751 Datasheet
211Kb / 24P
   80C51 8-bit microcontroller family 2K/64 OTP/ROM, I2C, low pin count
1998 May 01
83C748 PHILIPS-83C748 Datasheet
131Kb / 18P
   80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count
1999 Apr 15
87C748 PHILIPS-87C748 Datasheet
147Kb / 18P
   80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count
1999 Apr 15
87C750 PHILIPS-87C750 Datasheet
137Kb / 16P
   80C51 8-bit microcontroller family 1K/64 OTP ROM, low pin count
1998 May 01
83C750 PHILIPS-83C750 Datasheet
158Kb / 16P
   80C51 8-bit microcontroller family 1K/64 OTP ROM, low pin count
1998 May 01
80C550 PHILIPS-80C550 Datasheet
190Kb / 28P
   80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, 8 channel 8 bit A/D, watchdog timer
1998 May 01
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com