Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

80C554 Datasheet(PDF) 52 Page - NXP Semiconductors

Part # 80C554
Description  80C51 8-bit microcontroller . 6 clock operation 16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, 64L LQFP
Download  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

80C554 Datasheet(HTML) 52 Page - NXP Semiconductors

Back Button 80C554 Datasheet HTML 48Page - NXP Semiconductors 80C554 Datasheet HTML 49Page - NXP Semiconductors 80C554 Datasheet HTML 50Page - NXP Semiconductors 80C554 Datasheet HTML 51Page - NXP Semiconductors 80C554 Datasheet HTML 52Page - NXP Semiconductors 80C554 Datasheet HTML 53Page - NXP Semiconductors 80C554 Datasheet HTML 54Page - NXP Semiconductors 80C554 Datasheet HTML 55Page - NXP Semiconductors 80C554 Datasheet HTML 56Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 76 page
background image
Philips Semiconductors
Preliminary specification
80C554/83C554/87C554
80C51 8-bit microcontroller – 6 clock operation
16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM,
capture/compare, high I/O, 64L LQFP
2000 Nov 10
52
MASTER TRANSMITTER AND MASTER RECEIVER MODES
The master mode is entered in the main program. To enter the
master transmitter mode, the main program must first load the
internal data RAM with the slave address, data bytes, and the
number of data bytes to be transmitted. To enter the master receiver
mode, the main program must first load the internal data RAM with
the slave address and the number of data bytes to be received. The
R/W bit determines whether SIO1 operates in the master transmitter
or master receiver mode.
Master mode operation commences when the STA bit in S1CION is
set by the SETB instruction and data transfer is controlled by the
master state service routines in accordance with Table 6, Table 7,
Figure 40, and Figure 41. In the example below, 4 bytes are
transferred. There is no repeated START condition. In the event of
lost arbitration, the transfer is restarted when the bus becomes free.
If a bus error occurs, the I2C bus is released and SIO1 enters the
not selected slave receiver mode. If a slave device returns a not
acknowledge, a STOP condition is generated.
A repeated START condition can be included in the serial transfer if
the STA flag is set instead of the STO flag in the state service
routines vectored to by status codes 28H and 58H. Additional
software must be written to determine which data is transferred after
a repeated START condition.
SLAVE TRANSMITTER AND SLAVE RECEIVER MODES
After initialization, SIO1 continually tests the I2C bus and branches
to one of the slave state service routines if it detects its own slave
address or the general call address (see Table 8, Table 9, Figure 42,
and Figure 43). If arbitration was lost while in the master mode, the
master mode is restarted after the current transfer. If a bus error
occurs, the I2C bus is released and SIO1 enters the not selected
slave receiver mode.
In the slave receiver mode, a maximum of 8 received data bytes can
be stored in the internal data RAM. A maximum of 8 bytes ensures
that other RAM locations are not overwritten if a master sends more
bytes. If more than 8 bytes are transmitted, a not acknowledge is
returned, and SIO1 enters the not addressed slave receiver mode. A
maximum of one received data byte can be stored in the internal
data RAM after a general call address is detected. If more than one
byte is transmitted, a not acknowledge is returned and SIO1 enters
the not addressed slave receiver mode.
In the slave transmitter mode, data to be transmitted is obtained
from the same locations in the internal data RAM that were
previously loaded by the main program. After a not acknowledge
has been returned by a master receiver device, SIO1 enters the not
addressed slave mode.
ADAPTING THE SOFTWARE FOR DIFFERENT APPLICATIONS
The following software example shows the typical structure of the
interrupt routine including the 26 state service routines and may be
used as a base for user applications. If one or more of the four
modes are not used, the associated state service routines may be
removed but, care should be taken that a deleted routine can never
be invoked.
This example does not include any time-out routines. In the slave
modes, time-out routines are not very useful since, in these modes,
SIO1 behaves essentially as a passive device. In the master modes,
an internal timer may be used to cause a time-out if a serial transfer
is not complete after a defined period of time. This time period is
defined by the system connected to the I2C bus.


Similar Part No. - 80C554

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
80C550 PHILIPS-80C550 Datasheet
190Kb / 28P
   80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, 8 channel 8 bit A/D, watchdog timer
1998 May 01
80C552 PHILIPS-80C552 Datasheet
185Kb / 23P
   Single-chip 8-bit microcontroller
2002 Sep 03
80C552 PHILIPS-80C552 Datasheet
188Kb / 24P
   Single-chip 8-bit microcontroller
1998 Aug 13
More results

Similar Description - 80C554

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
P87C554 PHILIPS-P87C554 Datasheet
394Kb / 77P
   80C51 8-bit microcontroller - 12 clock operation 16K/512 OTP/RAM 8 channel 10-bit A/D, I2C, PWM, capture/compare, high I/O
2002 Mar 25
87C552 PHILIPS-87C552 Datasheet
193Kb / 24P
   80C51 8-bit microcontroller 8K/256 OTP, 8 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O
1998 May 01
P87C552 PHILIPS-P87C552 Datasheet
368Kb / 74P
   80C51 8-bit microcontroller 8K/256 OTP, 8 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, low voltage 2.7V.5.5V, low power
1999 Mar 30
80C451 PHILIPS-80C451 Datasheet
162Kb / 22P
   80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, expanded I/O
1998 May 01
80C550 PHILIPS-80C550 Datasheet
190Kb / 28P
   80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, 8 channel 8 bit A/D, watchdog timer
1998 May 01
87C652 PHILIPS-87C652 Datasheet
195Kb / 24P
   80C51 8-bit microcontroller 8K/16K, 256 OTP, I2C
1999 Jul 23
logo
ATMEL Corporation
TS80C32X2 ATMEL-TS80C32X2_08 Datasheet
603Kb / 55P
   8-bit Microcontroller 8 Kbytes ROM/OTP, ROMless
logo
NXP Semiconductors
83C752 PHILIPS-83C752 Datasheet
225Kb / 24P
   80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8 bit A/D, I2C, PWM, low pin count
1998 May 01
83C453 PHILIPS-83C453 Datasheet
188Kb / 26P
   80C51 8-bit microcontroller family 8K/256 OTP/ROM, expanded I/O
1998 Apr 23
87C524 PHILIPS-87C524 Datasheet
186Kb / 26P
   80C51 8-bit microcontrollers 16K/32K, 512 OTP, I2C, watchdog timer
1999 Jul 23
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com