Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT72V3624 Datasheet(PDF) 31 Page - Integrated Device Technology

Part # IDT72V3624
Description  3.3 VOLT CMOS SyncBiFIFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V3624 Datasheet(HTML) 31 Page - Integrated Device Technology

Back Button IDT72V3624 Datasheet HTML 26Page - Integrated Device Technology IDT72V3624 Datasheet HTML 27Page - Integrated Device Technology IDT72V3624 Datasheet HTML 28Page - Integrated Device Technology IDT72V3624 Datasheet HTML 29Page - Integrated Device Technology IDT72V3624 Datasheet HTML 30Page - Integrated Device Technology IDT72V3624 Datasheet HTML 31Page - Integrated Device Technology IDT72V3624 Datasheet HTML 32Page - Integrated Device Technology IDT72V3624 Datasheet HTML 33Page - Integrated Device Technology IDT72V3624 Datasheet HTML 34Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 31 / 34 page
background image
31
COMMERCIALTEMPERATURERANGE
IDT72V3624/72V3634/72V3644 3.3V CMOS SyncBiFIFOTM WITH BUS-MATCHING
256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
Figure 26. Timing for
AFB when FIFO2 is Almost-Full (IDT Standard and FWFT Modes)
Figure 27. Timing for Mail1 Register and
MBF1 Flag (IDT Standard and FWFT Modes)
NOTE:
1. If Port B is configured for word size, data can be written to the Mail1 register using A0-A17 (A18-A35 are don't care inputs). In this first case B0-B17 will have valid data (B18-B35 will be
indeterminate). If Port B is configured for byte size, data can be written to the Mail1 Register using A0-A8 (A9-A35 are don't care inputs). In this second case, B0-B8 will have valid data
(B9-B35 will be indeterminate).
NOTES:
1. tSKEW2 is the minimum time between a rising CLKB edge and a rising CLKA edge for
AFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKB edge and rising
CLKA edge is less than tSKEW2, then
AFB may transition HIGH one CLKB cycle later than shown.
2. FIFO2 write (
CSB = LOW, W/RB = LOW, MBB = LOW), FIFO2 read (CSA = LOW, W/RA = LOW, MBA = LOW). Data in the FIFO2 output register has been read from the FIFO.
3. D = Maximum FIFO Depth = 256 for the IDT72V3624, 512 for the IDT72V3634, 1,024 for the IDT72V3644.
4. If Port B size is word or byte,
AFB is set LOW by the last word or byte write of the long word, respectively.
AFB
CLKB
ENA
4664 drw28
ENB
CLKA
12
tSKEW2
tENH
tPAF
tENH
tPAF
[D-(Y2+1)] Words in FIFO2
(D-Y2) Words in FIFO2
(1)
tENS2
tENS2
4664 drw29
CLKA
ENA
A0-A35
MBA
CSA
W/
RA
CLKB
MBF1
CSB
MBB
ENB
B0-B35
W/RB
W1
tENH
tDS
tDH
tPMF
tPMF
tENH
tDIS
tEN
tMDV
tPMR
FIFO1 Output Register
W1 (Remains valid in Mail1 Register after read)
tENH
tENH
tENH
tENS1
tENS2
tENS2
tENS2
tENS2


Similar Part No. - IDT72V3624

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V3624 IDT-IDT72V3624 Datasheet
285Kb / 34P
   3.3 VOLT CMOS SyncBiFIFO
logo
Renesas Technology Corp
IDT72V3624 RENESAS-IDT72V3624 Datasheet
446Kb / 35P
   3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING 256 x 36 x 2 1,024 x 36 x 2
MARCH 2018
logo
Integrated Device Techn...
IDT72V3624 IDT-IDT72V3624_15 Datasheet
285Kb / 34P
   3.3 VOLT CMOS SyncBiFIFO
More results

Similar Description - IDT72V3624

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V3622 IDT-IDT72V3622 Datasheet
217Kb / 29P
   3.3 VOLT CMOS SyncBiFIFO 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2
IDT72V3626 IDT-IDT72V3626 Datasheet
329Kb / 36P
   3.3 VOLT CMOS TRIPLE BUS SyncFIFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
logo
Renesas Technology Corp
IDT72V3626 RENESAS-IDT72V3626 Datasheet
742Kb / 37P
   3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
FEBRUARY 2009
IDT72V3624 RENESAS-IDT72V3624 Datasheet
446Kb / 35P
   3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING 256 x 36 x 2 1,024 x 36 x 2
MARCH 2018
IDT72V3622 RENESAS-IDT72V3622 Datasheet
385Kb / 30P
   3.3 VOLT CMOS SyncBiFIFOTM 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2
FEBRUARY 2015
IDT723626 RENESAS-IDT723626 Datasheet
404Kb / 36P
   CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2 1,024 x 36 x 2
MARCH 2018
logo
Integrated Device Techn...
IDT72V3623 IDT-IDT72V3623 Datasheet
289Kb / 28P
   3.3 VOLT CMOS SyncFIFO WITH BUS-MATCHING 256 x 36, 512 x 36, 1,024 x 36
logo
Renesas Technology Corp
IDT723622 RENESAS-IDT723622 Datasheet
370Kb / 25P
   CMOS SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
FEBRUARY 2015
logo
Jinan Gude Electronic D...
IDT723623 JGD-IDT723623 Datasheet
286Kb / 28P
   CMOS BUS-MATCHING SyncFIFOTM 256 x 36, 512 x 36, 1,024 x 36
logo
Renesas Technology Corp
IDT72V3623 RENESAS-IDT72V3623 Datasheet
365Kb / 29P
   3.3 VOLT CMOS SyncFIFOTM WITH BUS-MATCHING 256 x 36 1,024 x 36
MARCH 2018
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com