![]() |
Electronic Components Datasheet Search |
|
IDT72V3624 Datasheet(PDF) 25 Page - Integrated Device Technology |
|
|
IDT72V3624 Datasheet(HTML) 25 Page - Integrated Device Technology |
25 / 34 page ![]() 25 COMMERCIALTEMPERATURERANGE IDT72V3624/72V3634/72V3644 3.3V CMOS SyncBiFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 NOTES: 1. tSKEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition HIGH and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the CLKB edge and the rising CLKA edge is less than tSKEW1, then the transition of ORA HIGH and load of the first word to the output register may occur one CLKA cycle later than shown. 2. If Port B size is word or byte, tSKEW1 is referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively. Figure 17. ORA Flag Timing and First Data Word Fall through when FIFO2 is Empty (FWFT Mode) CSB W/RB MBB IRB B0-B35 CLKA ORA CSA W/ RA MBA ENB ENA A0-A35 CLKB 4664 drw19 12 3 tCLKH tCLKL tCLK tENS2 tENS2 tENH tENH tDS tDH tSKEW1 (1) tCLK tCLKH tREF tREF tENS2 tENH tA Old Data in FIFO2 Output Register W1 FIFO2 Empty tCLKL LOW LOW LOW LOW LOW HIGH W1 |
Similar Part No. - IDT72V3624 |
|
Similar Description - IDT72V3624 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |