![]() |
Electronic Components Datasheet Search |
|
IDT72V3624 Datasheet(PDF) 23 Page - Integrated Device Technology |
|
|
IDT72V3624 Datasheet(HTML) 23 Page - Integrated Device Technology |
23 / 34 page ![]() 23 COMMERCIALTEMPERATURERANGE IDT72V3624/72V3634/72V3644 3.3V CMOS SyncBiFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 NOTES: 1. tSKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition HIGH and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then the transition of ORB HIGH and load of the first word to the output register may occur one CLKB cycle later than shown. 2. If Port B size is word or byte, ORB is set LOW by the last word or byte read from FIFO1, respectively. Figure 15. ORB Flag Timing and First Data Word Fall Through when FIFO1 is Empty (FWFT Mode) CSA W/ RA MBA IRA A0-A35 CLKB ORB CSB W/RB MBB ENA ENB B0-B35 CLKA 4664 drw17 12 3 tCLKH tCLKL tCLK tENS2 tENS2 tENH tENH tDS tDH tSKEW1 tCLKL tREF tREF tENS2 tENH tA Old Data in FIFO1 Output Register W1 FIFO1 Empty LOW HIGH LOW HIGH LOW tCLKH W1 HIGH (1) tCLK |
Similar Part No. - IDT72V3624 |
|
Similar Description - IDT72V3624 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |