EM78P813

8-bit OTP Micro-controller

__________________________________________________________________________________________________________________________________________________________________

* This specification is subject to change without notice.

42

2004/8/19

(V1.6)

Instruction clock

M

U

X

TS

PAB

M

U

X

SYNC

2 cycles

TCC overflow interrupt

Data

Bus

TCC(R1)

PSR0 ~

PSR2

8-bit Counter

8-to-1 M UX

MUX

PAB

WDT timeout

PAB

M

U

X

WDT

WDTE

16.384kHz

Fig.30

Block diagram of TCC and WDT

IOC5 Address Automatic Increase/Decrease control , Data RAM data buffer2

PAGE0 Address Automatic Increase/Decrease control register

7

6

5

4

3

2

1

0

DA2_ID DA1_ID

DO_ID

LCD_ID DA2_IDEN DA1_IDEN DO_IDEN LCD_IDEN

Bit 0 (LCD_IDEN) : Enable on_chip LCD RAM address Increase/Decrease Enable Function.

If set this bit, LCD address flag will increase or decrease after access ( read or write ) LCD data.

1/0

Enable / Disable

**EM78813 provided 32x98 dot LCD driver and it’s SEGMENT address(COM0~COM7) is 0x00~0x7F(RA

PAGE1). When using 32 x 98 LCD driving mode, LCD RAM will mapping to

0x000~0x061,0x080~0x0E1,0x100~0x161 and 0x181~0x1E1. If enable on_chip LCD RAM address

auto_increase function , After access data from LCD driver in address 0x061, LCD RAM address will

auto_increase to 0x062 and it will over LCD range. User must assign address to 0x080 when LCD RAM

address point to 0x061.

Bit 2 (DO_IDEN) : Enable DATA ROM address flag Increase/Decrease Enable Function.

If set this bit, DATA ROM address will increase or decrease after access ( read or write ) DATA ROM data.

1/0

Enable / Disable

Bit 3(DA1_IDEN) : Enable DATA RAM address flag1(RD and RE register) Increase/Decrease Enable Function.

If set this bit, DATA RAM address will increase or decrease after access ( read or write ) DATA RAM data (RC

register).

1/0

Enable / Disable

Bit 4 (DA2_IDEN) : Enable DATA RAM address flag2(IOC6 and IOC7) Increase/Decrease Enable Function.

If set this bit, DATA RAM address will increase or decrease after access ( read or write ) DATA RAM data (IOC5

register).

1/0

Enable / Disable

Bit 5 (LCD_ID) : on_chip LCD RAM address automatic increase/decrease switch. Set to 1 means

auto_increase, clear to 0 means auto_decrease.

1/0

auto increase / auto decrease

Bit 6 (DO_ID) : DATA ROM address automatic increase/decrease switch. Set to 1 means

auto_increase, clear to 0 means auto_decrease.

1/0

auto increase / auto decrease

Bit 7 (DA1_ID) : DATA RAM address(RD and RE register) automatic increase/decrease switch. Set to 1 means

auto_increase, clear to 0 means auto_decrease.