AM2432...ALV datasheet(221/280 Pages) TI

221 / 280 page

7.10.5.14.2.2 OSPI0 Tap DDR Timing

Table 7-104, Figure 7-88, Table 7-105, and Figure 7-89 present timing requirements and switching

characteristics for OSPI0 Tap DDR Mode.

Table 7-104. OSPI0 Timing Requirements – Tap DDR Mode

see Figure 7-88

NO.

MODE

MIN

MAX

UNIT

O13

tsu(D-CLK)

Setup time, OSPI0_D[7:0] valid before

active OSPI0_CLK edge

No Loopback

(12.04 -

(0.975T(1)R(2)))

O14

th(CLK-D)

Hold time, OSPI0_D[7:0] valid after active

OSPI0_CLK edge

No Loopback

(1.84 +

(0.975T(1)R(2)))

(1)

T = OSPI_RD_DATA_CAPTURE_REG[DELAY_FLD]

(2)

R = refclk cycle time in ns

OSPI_CLK

O14

O13

OSPI_TIMING_03

OSPI_D[i:0]

O14

O13

Figure 7-88. OSPI0 Timing Requirements – Tap DDR, No Loopback

www.ti.com

AM2434, AM2432, AM2431

SPRSP65D – APRIL 2021 – REVISED AUGUST 2022

Submit Document Feedback

221

Product Folder Links: AM2434 AM2432 AM2431

AM2432...ALV Datasheet(PDF) 221 Page - Texas Instruments

AM2432...ALV Datasheet(HTML) 221 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL