CYNSE70032
Document #: 38-02042 Rev. *E
Page 19 of 126
12.2
Commands and Command Parameters
Table 12-2 lists the CMD bus fields that contain the CYNSE70032 command parameters and their respective cycles. Each
command is described separately in the subsections that follow.
12.3
Read Command
The Read can be a single Read of a data array, a mask array, an SRAM, or a register location (CMD[2] = 0). It can be a burst
Read of the data (CMD[2] = 1) or mask array locations using an internal autoincrementing address register (RBURADR).
A description of each type is provided in Table 12-3. A single-location Read operation lasts six cycles, as shown in Figure 12-1.
The burst Read adds two cycles for each successive Read. The SADR[21:19] bits supplied in Read instruction cycle A drive
SADR[21:19] signals during the Read of an SRAM location.
Note:
5.
The 272-bit-configured devices or 272-bit-configured quadrants within devices do not support the Learn instruction.
Table 12-2. Command Parameters
Command
CYC
8
7
6
5
4
321
0
Read
A
SADR[21]
SADR[20]
SADR[19]
0
0
0
0 = Single
1 = Burst
00
B
0
0
0
0
0
0
0 = Single
1 = Burst
00
Write
A
SADR[21]
SADR[20]
SADR[19]
GMR Index [2:0]
0 = Single
1 = Burst
01
B
0
0
0
GMR Index [2:0]
0 = Single
1 = Burst
01
Search
A
SADR[21]
SADR[20]
SADR[19]
GMR Index 2:0]
68-bit or 136-bit: 0
272-bit:
1 in first cycle
0 in second cycle
10
B
SSR Index[2:0]
Comparand Register Index
1
0
Learn[5]
A
SADR[21]
SADR[20]
SADR[19]
Comparand Register Index
1
1
B0
0
Mode
0: 68-bit
1: 136-bit
Comparand Register Index
1
1
Table 12-3. Read Command Parameters
Command Parameter
CMD[2]
Read Command
Description
0
Single Read
Reads a single location of the data array, mask array, external SRAM, or device
registers. All access information is applied on the DQ bus.
1
Burst Read
Reads a block of locations from the data or mask arrays as a burst. The RBURADR
specifies the starting address and the length of the data transfer from the data or
mask array, and it autoincrements the address for each access. All other access
information is applied on the DQ bus. Note. The device registers and external
SRAM can only be read in single-Read mode.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
