 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CLRC66103HNT Datasheet(PDF) 77 Page - NXP Semiconductors |
|
||||||||||||||||||||||||||||||
CLRC66103HNT Datasheet(HTML) 77 Page - NXP Semiconductors |
|
|
77 / 152 page  NXP Semiconductors CLRC661 High performance NFC frontend CLRC661 plus Bit 7 6 5 4 3 2 1 0 Access rights dy w r/w r/w r/w r/w r/w Table 114. T4Control register (address 23h)...continued Bit Symbol Description 7 T4Running Shows if the timer T4 is running. If the bit T4StartStopNow is set, this bit and the timer T4 can be started/stopped. 6 T4Start StopNow if set, the bit T4Running can be changed. 5 T4AutoTrimm If set to one, the timer activates an LFO trimming procedure when it underflows. For the T4AutoTrimm function, at least one timer (T0 to T3) has to be configured properly for trimming (T3 is not allowed if T4AutoLPCD is set in parallel). 4 T4AutoLPCD If set to one, the timer activates a low-power card detection sequence. If a card is detected an interrupt request is raised and the system remains active if enabled. If no card is detected the CLRC661 enters the Power down mode if enabled. The timer is automatically restarted (no gap). Timer 3 is used to specify the time where the RF field is enabled to check if a card is present. Therefore you may not use Timer 3 for T4AutoTrimm in parallel. 3 T4AutoRestart Set to logic 1, the timer automatically restarts its countdown from T4ReloadValue, after the counter value has reached the value zero. Set to logic 0 the timer decrements to zero and stops. The bit Timer4IRQ is set to logic 1 at timer underflow. 2 T4AutoWakeUp If set, the CLRC661 wakes up automatically, when the timer T4 has an underflow. This bit has to be set if the IC should enter the Power down mode after T4AutoTrimm and/or T4AutoLPCD is finished and no card has been detected. If the IC should stay active after one of these procedures, this bit has to be set to 0. 1 to 0 T4Clk 00b - the timer input clock is the LFO clock 01b - the timer input clock is the LFO clock/8 10b - the timer input clock is the LFO clock/16 11b - the timer input clock is the LFO clock/32 Table 115. T4Control bits 9.7.2.21 T4ReloadHi High byte of the reload value of the 16-bit timer 4. Bit 7 6 5 4 3 2 1 0 Symbol T4ReloadHi Access rights r/w Table 116. T4ReloadHi register (address 24h) CLRC661 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 3.7 — 23 June 2021 COMPANY PUBLIC 456937 77 / 152 |
Similar Part No. - CLRC66103HNT |
|
Similar Description - CLRC66103HNT |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
