![]() |
Electronic Components Datasheet Search |
|
EP1C12F100I7 Datasheet(PDF) 33 Page - Altera Corporation |
|
|
EP1C12F100I7 Datasheet(HTML) 33 Page - Altera Corporation |
33 / 94 page ![]() Altera Corporation 33 Preliminary Information Cyclone FPGA Family Data Sheet Figure 20. Read/Write Clock Mode in Simple Dual-Port Mode Note (1) Note to Figure 20: (1) All registers shown except the rden register have asynchronous clear ports. Single-Port Mode The M4K memory blocks also support single-port mode, used when simultaneous reads and writes are not required. See Figure 21. A single M4K memory block can support up to two single-port mode RAM blocks if each RAM block is less than or equal to 2K bits in size. 6 D ENA Q D ENA Q D ENA Q D ENA Q D ENA Q data[ ] D ENA Q wraddress[ ] address[ ] Memory Block 256 × 16 512 × 8 1,024 × 4 2,048 × 2 4,096 × 1 Data In Read Address Write Address Write Enable Read Enable Data Out rdclken wrclken wrclock rdclock wren rden 6 LAB Row Clocks To MultiTrack Interconnect D ENA Q byteena[ ] Byte Enable Write Pulse Generator |
Similar Part No. - EP1C12F100I7 |
|
Similar Description - EP1C12F100I7 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |