Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

EP1C12F100I7 Datasheet(PDF) 24 Page - Altera Corporation

Part # EP1C12F100I7
Description  Cyclone FPGA Family
Download  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP1C12F100I7 Datasheet(HTML) 24 Page - Altera Corporation

Back Button EP1C12F100I7 Datasheet HTML 20Page - Altera Corporation EP1C12F100I7 Datasheet HTML 21Page - Altera Corporation EP1C12F100I7 Datasheet HTML 22Page - Altera Corporation EP1C12F100I7 Datasheet HTML 23Page - Altera Corporation EP1C12F100I7 Datasheet HTML 24Page - Altera Corporation EP1C12F100I7 Datasheet HTML 25Page - Altera Corporation EP1C12F100I7 Datasheet HTML 26Page - Altera Corporation EP1C12F100I7 Datasheet HTML 27Page - Altera Corporation EP1C12F100I7 Datasheet HTML 28Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 94 page
background image
24
Altera Corporation
Cyclone FPGA Family Data Sheet
Preliminary Information
Figure 13. Simple Dual-Port & Single-Port Memory Configurations
Note to Figure 13:
(1)
Two single-port memory blocks can be implemented in a single M4K block as long
as each of the two independent block sizes is equal to or less than half of the M4K
block size.
The memory blocks also enable mixed-width data ports for reading and
writing to the RAM ports in dual-port RAM configuration. For example,
the memory block can be written in
×1 mode at port A and read out in ×16
mode from port B.
The Cyclone memory architecture can implement fully synchronous RAM
by registering both the input and output signals to the M4K RAM block.
All M4K memory block inputs are registered, providing synchronous
write cycles. In synchronous operation, the memory block generates its
own self-timed strobe write enable (wren) signal derived from a global
clock. In contrast, a circuit using asynchronous RAM must generate the
RAM wren signal while ensuring its data and address signals meet setup
and hold time specifications relative to the wren signal. The output
registers can be bypassed. Pseudo-asynchronous reading is possible in the
simple dual-port mode of M4K blocks by clocking the read enable and
read address registers on the negative clock edge and bypassing the
output registers.
data[]
wraddress[]
wren
inclock
inclocken
inaclr
rdaddress[]
rden
q[]
outclock
outclocken
outaclr
data[]
address[]
wren
inclock
inclocken
inaclr
q[]
outclock
outclocken
outaclr
Single-Port Memory
(1)
Simple Dual-Port Memory


Similar Part No. - EP1C12F100I7

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EP1C12F100I7ES ALTERA-EP1C12F100I7ES Datasheet
1Mb / 104P
   Cyclone FPGA Family Data Sheet
More results

Similar Description - EP1C12F100I7

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EP1C20F ALTERA-EP1C20F Datasheet
1Mb / 106P
   Cyclone FPGA Family
EP1C3 ALTERA-EP1C3 Datasheet
1Mb / 104P
   Cyclone FPGA Family Data Sheet
EP4CE115F29I7N ALTERA-EP4CE115F29I7N Datasheet
372Kb / 14P
   Cyclone IV FPGA Device Family
EP4CE10E22C8N ALTERA-EP4CE10E22C8N Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE6E22I7N ALTERA-EP4CE6E22I7N Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE6E22C8 ALTERA-EP4CE6E22C8 Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE55F29I7 ALTERA-EP4CE55F29I7 Datasheet
372Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CGX150CF23C8N ALTERA-EP4CGX150CF23C8N Datasheet
395Kb / 14P
   1. Cyclone IV FPGA Device Family Overview
EP4CE10F17I7N ALTERA-EP4CE10F17I7N Datasheet
498Kb / 14P
   1. Cyclone IV FPGA Device Family Overview
EP1C12Q240C8N ALTERA-EP1C12Q240C8N Datasheet
1Mb / 106P
   Section I. Cyclone FPGA Family Data Sheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com