Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TL16C750E Datasheet(PDF) 45 Page - Texas Instruments

Click here to check the latest version.
Part # TL16C750E
Description  TL16C750E UART with 128-Byte FIFO
Download  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TL16C750E Datasheet(HTML) 45 Page - Texas Instruments

Back Button TL16C750E Datasheet HTML 41Page - Texas Instruments TL16C750E Datasheet HTML 42Page - Texas Instruments TL16C750E Datasheet HTML 43Page - Texas Instruments TL16C750E Datasheet HTML 44Page - Texas Instruments TL16C750E Datasheet HTML 45Page - Texas Instruments TL16C750E Datasheet HTML 46Page - Texas Instruments TL16C750E Datasheet HTML 47Page - Texas Instruments TL16C750E Datasheet HTML 48Page - Texas Instruments TL16C750E Datasheet HTML 49Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 59 page
background image
WR THR
TX
DTRx
1 Baud Time
Controlled by DLY[2:0]
45
TL16C750E
www.ti.com
SLLSF10 – DECEMBER 2019
Product Folder Links: TL16C750E
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Table 23. LOOP and RCVEN Functionality
LOOP MODE
RCVEN
AFR
MODE
DESCRIPTION
LOOP mode off,
MCR4 = 0,
RX, TX active
RCVEN = 1
AFR = 10
RS-232
Receive threshold, timeout, and error detection interrupts available
Data stored in receive FIFO
AFR = 14
RS-485
Receive threshold, timeout, and error detection interrupts available
Data stored in receive FIFO
AFR = 12
IrDA
Receive threshold, timeout, and error detection interrupts available
Data stored in receive FIFO
RCVEN = 0
AFR = 00
RS-232
Receive threshold and error detection interrupts available
Data stored in receive FIFO
AFR = 04
RS-485
No data stored in receive FIFO, hence no interrupts available
AFR = 02
IrDA
No data stored in receive FIFO, hence no interrupts available
LOOP mode on,
MCR4 = 1,
RX, TX inactive
RCVEN = 1
AFR = 10
RS-232
Receive threshold, timeout, and error detection interrupts available
Data stored in receive FIFO
AFR = 14
RS-485
Receive threshold, timeout, and error detection interrupts available
Data stored in receive FIFO
AFR = 12
IrDA
Receive threshold, timeout, and error detection interrupts available
Data stored in receive FIFO
RCVEN = 0
AFR = 00
RS-232
Receive threshold and error detection interrupts available
Data stored in receive FIFO
AFR = 04
RS-485
Receive threshold and error detection interrupts available
Data stored in receive FIFO
AFR = 02
IrDA
Receive threshold and error detection interrupts available
Data stored in receive FIFO
9.5.17 RS-485 Mode
The RS-485 mode is intended to simplify the interface between the UART and an RS-485 driver or transceiver.
When enabled by setting 485EN, the DTR output goes high one bit time before the first stop bit of the first data
byte being sent, and remains high as long as there is pending data in the TSR or THR (xmt fifo). After both are
empty (after the last stop bit of the last data byte), the DTR output stays high for a programmable delay of 0 to
15 bit times, as set by DLY[2:0]. This helps preserve data integrity over long signal lines. This is illustrated in the
following.
Often RS-485 packets are relatively short and the entire packet can fit within the 128 byte xmt fifo. In this case, it
goes empty when the TSR goes empty. But in cases where a larger block needs to be sent, it is advantageous to
reload the xmt fifo as soon as it is depleted. Otherwise, the transmission stalls while waiting for the xmt fifo to be
reloaded, which varies with processor load. In this case, it is best to also set 485LG (large block), which causes
the transmit interrupt to occur wither when the THR becomes empty (if the xmt fifo level was not above the
threshold), or when the xmt fifo threshold is crossed. The reloading of the xmt fifo occurs while some data is
being shifted out, eliminating fifo underrun. If desired, when the last bytes of a current transmission are being
loaded in the xmt fifo, 485LG can be cleared before the load and the transmit interrupt occurs on the TSR going
empty.
A.
Waveforms are not shown to scale, as the WR THR pulses typically are less than 100 ns, where the TX waveform
varies with baud rate but is typically in the microsecond range.
Figure 31. DTRx and Transmit Data Relationship


Similar Part No. - TL16C750E

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TL16C750 TI-TL16C750 Datasheet
511Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL
TL16C750FN TI-TL16C750FN Datasheet
511Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL
TL16C750FNR TI-TL16C750FNR Datasheet
511Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL
TL16C750IPM TI-TL16C750IPM Datasheet
511Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL
TL16C750PM TI-TL16C750PM Datasheet
511Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL
More results

Similar Description - TL16C750E

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XR16C850CM-F EXAR-XR16C850CM-F Datasheet
1Mb / 56P
   2.97V TO 5.5V UART WITH 128-BYTE FIFO
XR16C854 EXAR-XR16C854 Datasheet
476Kb / 51P
   QUAD UART WITH RX/TX FIFO COUNTERS,128-BYTE FIFO
XR16C850 EXAR-XR16C850_05 Datasheet
1Mb / 56P
   2.97V TO 5.5V UART WITH 128-BYTE FIFO
XR28V384 EXAR-XR28V384 Datasheet
511Kb / 42P
   3.3V QUAD LPC UART WITH 128-BYTE FIFO
XR28V382IL32-0A EXAR-XR28V382IL32-0A Datasheet
569Kb / 39P
   3.3V DUAL LPC UART WITH 128-BYTE FIFO
XR28V384IM48-0A EXAR-XR28V384IM48-0A Datasheet
511Kb / 42P
   3.3V QUAD LPC UART WITH 128-BYTE FIFO
XR28V382 EXAR-XR28V382 Datasheet
569Kb / 39P
   3.3V DUAL LPC UART WITH 128-BYTE FIFO
XR16C864 EXAR-XR16C864 Datasheet
592Kb / 51P
   2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO
XR16M890 EXAR-XR16M890_11 Datasheet
1Mb / 63P
   UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
XR16M890IL32-0C EXAR-XR16M890IL32-0C Datasheet
1Mb / 63P
   UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com