Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TL16C750E Datasheet(PDF) 38 Page - Texas Instruments

Click here to check the latest version.
Part # TL16C750E
Description  TL16C750E UART with 128-Byte FIFO
Download  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TL16C750E Datasheet(HTML) 38 Page - Texas Instruments

Back Button TL16C750E Datasheet HTML 34Page - Texas Instruments TL16C750E Datasheet HTML 35Page - Texas Instruments TL16C750E Datasheet HTML 36Page - Texas Instruments TL16C750E Datasheet HTML 37Page - Texas Instruments TL16C750E Datasheet HTML 38Page - Texas Instruments TL16C750E Datasheet HTML 39Page - Texas Instruments TL16C750E Datasheet HTML 40Page - Texas Instruments TL16C750E Datasheet HTML 41Page - Texas Instruments TL16C750E Datasheet HTML 42Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 59 page
background image
38
TL16C750E
SLLSF10 – DECEMBER 2019
www.ti.com
Product Folder Links: TL16C750E
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
9.5.5 Line Control Register (LCR)
This register controls the data communication format. The word length, number of stop bits, and parity type are
selected by writing the appropriate bits to the LCR. Table 10 shows line control register bit settings.
Table 10. LCR Bit Settings
BIT
BIT SETTINGS
1:0
Specifies the word length to be transmitted or received
00 – 5 bits
01 – 6 bits
10
− 7 bits
11 – 8 bits
2
Specifies the number of stop bits:
0 – 1 stop bits (Word length = 5, 6, 7, 8)
1 – 1.5 stop bits (Word length = 5)
1 – 2 stop bits (Word length = 6, 7, 8) 3
3
0 = No parity
1 = A parity bit is generated during transmission and the receiver checks for received parity.
4
0 = Odd parity is generated (if LCR[3] = 1)
1 = Even parity is generated (if LCR[3] = 1)
5
Selects the forced parity format (if LCR(3) = 1)
If LCR[5] = 1 and LCR[4] = 0 the parity bit is forced to 1 in the transmitted and received data.
If LCR[5] = 1 and LCR[4] = 1 the parity bit is forced to 0 in the transmitted and received data.
6
Break control bit
0 = Normal operating condition
1 = Forces the transmitter output to go low to alert the communication terminal.
7
0 = Normal operating condition
1 = Divisor latch enable


Similar Part No. - TL16C750E

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TL16C750 TI-TL16C750 Datasheet
511Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL
TL16C750FN TI-TL16C750FN Datasheet
511Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL
TL16C750FNR TI-TL16C750FNR Datasheet
511Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL
TL16C750IPM TI-TL16C750IPM Datasheet
511Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL
TL16C750PM TI-TL16C750PM Datasheet
511Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL
More results

Similar Description - TL16C750E

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XR16C850CM-F EXAR-XR16C850CM-F Datasheet
1Mb / 56P
   2.97V TO 5.5V UART WITH 128-BYTE FIFO
XR16C854 EXAR-XR16C854 Datasheet
476Kb / 51P
   QUAD UART WITH RX/TX FIFO COUNTERS,128-BYTE FIFO
XR16C850 EXAR-XR16C850_05 Datasheet
1Mb / 56P
   2.97V TO 5.5V UART WITH 128-BYTE FIFO
XR28V384 EXAR-XR28V384 Datasheet
511Kb / 42P
   3.3V QUAD LPC UART WITH 128-BYTE FIFO
XR28V382IL32-0A EXAR-XR28V382IL32-0A Datasheet
569Kb / 39P
   3.3V DUAL LPC UART WITH 128-BYTE FIFO
XR28V384IM48-0A EXAR-XR28V384IM48-0A Datasheet
511Kb / 42P
   3.3V QUAD LPC UART WITH 128-BYTE FIFO
XR28V382 EXAR-XR28V382 Datasheet
569Kb / 39P
   3.3V DUAL LPC UART WITH 128-BYTE FIFO
XR16C864 EXAR-XR16C864 Datasheet
592Kb / 51P
   2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO
XR16M890 EXAR-XR16M890_11 Datasheet
1Mb / 63P
   UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
XR16M890IL32-0C EXAR-XR16M890IL32-0C Datasheet
1Mb / 63P
   UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com