Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

EDS1232AATA-75L-E Datasheet(PDF) 42 Page - Elpida Memory

Part # EDS1232AATA-75L-E
Description  128M bits SDRAM (4M words x 32 bits)
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EDS1232AATA-75L-E Datasheet(HTML) 42 Page - Elpida Memory

Back Button EDS1232AATA-75L-E Datasheet HTML 38Page - Elpida Memory EDS1232AATA-75L-E Datasheet HTML 39Page - Elpida Memory EDS1232AATA-75L-E Datasheet HTML 40Page - Elpida Memory EDS1232AATA-75L-E Datasheet HTML 41Page - Elpida Memory EDS1232AATA-75L-E Datasheet HTML 42Page - Elpida Memory EDS1232AATA-75L-E Datasheet HTML 43Page - Elpida Memory EDS1232AATA-75L-E Datasheet HTML 44Page - Elpida Memory EDS1232AATA-75L-E Datasheet HTML 45Page - Elpida Memory EDS1232AATA-75L-E Datasheet HTML 46Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 53 page
background image
EDS1232AATA
Data Sheet E0386E40 (Ver. 4.0)
42
Refresh
Auto-refresh
All the banks must be precharged before executing an auto-refresh command. Since the auto-refresh command
updates the internal counter every time it is executed and determines the banks and the ROW addresses to be
refreshed, external address specification is not required. The refresh cycles are required to refresh all the ROW
addresses within tREF (max.).
The output buffer becomes High-Z after auto-refresh start.
In addition, since a
precharge has been completed by an internal operation after the auto-refresh, an additional precharge operation by
the precharge command is not required.
Self-refresh
After executing a self-refresh command, the self-refresh operation continues while CKE is held Low. During self-
refresh operation, all ROW addresses are refreshed by the internal refresh timer. A self-refresh is terminated by a
self-refresh exit command. Before and after self-refresh mode, execute auto-refresh to all refresh addresses in or
within tREF (max.) period on the condition 1 and 2 below.
1. Enter self-refresh mode within time as below* after either burst refresh or distributed refresh at equal interval to
all refresh addresses are completed.
2. Start burst refresh or distributed refresh at equal interval to all refresh addresses within time as below*after
exiting from self-refresh mode.
Note: tREF (max.) / refresh cycles.
Others
Power-down mode
The SDRAM enters power-down mode when CKE goes Low in the IDLE state.
In power down mode, power
consumption is suppressed by deactivating the input initial circuit. Power down mode continues while CKE is held
Low. In addition, by setting CKE to High, the SDRAM exits from the power down mode, and command input is
enabled from the next clock. In this mode, internal refresh is not performed.
Clock suspend mode
By driving CKE to Low during a bank active or read/write operation, the SDRAM enters clock suspend mode. During
clock suspend mode, external input signals are ignored and the internal state is maintained. When CKE is driven
High, the SDRAM terminates clock suspend mode, and command input is enabled from the next clock. For details,
refer to the "CKE Truth Table".


Similar Part No. - EDS1232AATA-75L-E

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
EDS1232AATA-75L-E ELPIDA-EDS1232AATA-75L-E Datasheet
644Kb / 53P
   128M bits SDRAM
More results

Similar Description - EDS1232AATA-75L-E

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
EDS1232AASE ELPIDA-EDS1232AASE Datasheet
581Kb / 53P
   128M bits SDRAM (4M words x 32 bits)
EDS1232CASE ELPIDA-EDS1232CASE Datasheet
720Kb / 53P
   128M bits SDRAM (4M words x 32 bits)
EDD1232AAFA ELPIDA-EDD1232AAFA Datasheet
601Kb / 50P
   128M bits DDR SDRAM (4M words x 32 bits)
EDD1232AABH ELPIDA-EDD1232AABH Datasheet
621Kb / 50P
   128M bits DDR SDRAM (4M words x 32 bits)
EDS1216AABH ELPIDA-EDS1216AABH Datasheet
712Kb / 49P
   128M bits SDRAM (8M words x 16 bits)
EDS6416AHTA ELPIDA-EDS6416AHTA Datasheet
696Kb / 49P
   64M bits SDRAM (4M words x 16 bits)
EDS6416AHBH ELPIDA-EDS6416AHBH Datasheet
716Kb / 49P
   64M bits SDRAM (4M words x 16 bits)
EDD1216AATA ELPIDA-EDD1216AATA Datasheet
569Kb / 49P
   128M bits DDR SDRAM (8M words x 16 bits)
EDS6432AFTA ELPIDA-EDS6432AFTA Datasheet
704Kb / 49P
   64M bits SDRAM (2M words x 32 bits)
EDD1216AASE ELPIDA-EDD1216AASE Datasheet
582Kb / 49P
   128M bits DDR SDRAM (8M words x 16 bits)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com