![]() |
Electronic Components Datasheet Search |
|
EDS1232AATA-75L-E Datasheet(PDF) 40 Page - Elpida Memory |
|
|
EDS1232AATA-75L-E Datasheet(HTML) 40 Page - Elpida Memory |
40 / 53 page ![]() EDS1232AATA Data Sheet E0386E40 (Ver. 4.0) 40 Bank active command interval 1. Same bank: The interval between the two bank active commands must be no less than tRC. 2. In the case of different bank active commands: The interval between the two bank active commands must be no less than tRRD. CLK Command Address BS Bank 0 Active ACT ROW ACT ROW Bank 0 Active tRC Bank Active to Bank Active for Same Bank CLK Command Address BS Bank 0 Active Bank 3 Active ACT ROW:0 ACT ROW:1 tRRD Bank Active to Bank Active for Different Bank Mode register set to Bank active command interval The interval between setting the mode register and executing a bank active command must be no less than lMRD. CLK Command Address Mode Register Set Bank Active MRS lMRD ACT BS & ROW OPCODE Mode register set to Bank active command interval |
Similar Part No. - EDS1232AATA-75L-E |
|
Similar Description - EDS1232AATA-75L-E |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |