Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

Preview PDF HTML

EDD2508AKTA-5 Datasheet(PDF) 26 Page - Elpida Memory

Part # EDD2508AKTA-5
Description  256M bits DDR SDRAM (32M words x 8 bits, DDR400)
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EDD2508AKTA-5 Datasheet(HTML) 26 Page - Elpida Memory

Back Button EDD2508AKTA-5 Datasheet HTML 22Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 23Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 24Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 25Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 26Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 27Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 28Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 29Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 30Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 48 page
background image
EDD2508AKTA-5
Preliminary Data Sheet E0349E60 (Ver. 6.0)
26
Auto Precharge
Read with auto-precharge
The precharge is automatically performed after completing a read operation. The precharge starts tRPD (BL/2)
cycle after READA command input. tRAP specification for READA allows a read command with auto precharge to be
issued to a bank that has been activated (opened) but has not yet satisfied the tRAS (min) specification. A column
command to the other active bank can be issued the next cycle after the last data output. Read with auto-precharge
command does not limit row commands execution for other bank. Refer to ‘Function truth table and related
note(Notes.*14).
out0
out1
out2
out3
CK
/CK
DQ
Command
tRP (min)
tRAP (min) = tRCD (min)
ACT
Note: Internal auto-precharge starts at the timing indicated by "
".
NOP
2 cycles (= BL/2)
READA
ACT
DQS
tAC,tDQSCK
tRPD
Read with auto-precharge
Write with auto-precharge
The precharge is automatically performed after completing a burst write operation. The precharge operation is
started (BL/ 2 + 4) cycles after WRITA command issued. A column command to the other banks can be issued the
next cycle after the internal precharge command issued. Write with auto-precharge command does not limit row
commands execution for other bank. Refer to the ‘Read with Auto-Precharge Enabled, Write with Auto-Precharge
Enabled’ section. Refer to ‘Function truth table and related note(Notes.*14)‘.
in1
in2
in3
in4
CK
/CK
DQ
Command
DM
tRAS (min)
tRCD (min)
tRP
DQS
ACT
WRITA
ACT
BL/2 + 4 cycles
Note: Internal auto-precharge starts at the timing indicated by "
".
BL = 4
NOP
NOP
Burst Write (BL = 4)


Similar Part No. - EDD2508AKTA-5

ManufacturerPart #DatasheetDescription
logo
Elpida Memory		 EDD2508AKTA-5-E ELPIDA-EDD2508AKTA-5-E Datasheet
551Kb / 48P		    256M bits DDR SDRAM (32M words x 8 bits, DDR400)
EDD2508AKTA-5B-E ELPIDA-EDD2508AKTA-5B-E Datasheet
551Kb / 48P		    256M bits DDR SDRAM (32M words x 8 bits, DDR400)
EDD2508AKTA-5C-E ELPIDA-EDD2508AKTA-5C-E Datasheet
551Kb / 48P		    256M bits DDR SDRAM (32M words x 8 bits, DDR400)
More results

Similar Description - EDD2508AKTA-5

ManufacturerPart #DatasheetDescription
logo
Elpida Memory		 EDD2508AKTA-5-E ELPIDA-EDD2508AKTA-5-E Datasheet
551Kb / 48P		    256M bits DDR SDRAM (32M words x 8 bits, DDR400)
EDD2516AKTA-5-E ELPIDA-EDD2516AKTA-5-E Datasheet
558Kb / 48P		    256M bits DDR SDRAM (16M words x16 bits, DDR400)
EDD2516AKTA-E ELPIDA-EDD2516AKTA-E Datasheet
564Kb / 49P		    256M bits DDR SDRAM (16M words x 16 bits)
EDD2504AKTA-E ELPIDA-EDD2504AKTA-E Datasheet
555Kb / 49P		    256M bits DDR SDRAM (64M words x 4 bits)
EDD1216AATA-5 ELPIDA-EDD1216AATA-5 Datasheet
556Kb / 48P		    128M bits DDR SDRAM (8M words x 16 bits, DDR400)
EDD2504AKTA ELPIDA-EDD2504AKTA Datasheet
441Kb / 49P		    256M bits DDR SDRAM (64M words x 4 bits)
EDD2516KCTA-SI ELPIDA-EDD2516KCTA-SI Datasheet
579Kb / 52P		    256M bits DDR SDRAM 256M bits DDR SDRAM
EDS2516ADTA-75 ELPIDA-EDS2516ADTA-75 Datasheet
702Kb / 50P		    256M bits SDRAM (16M words x 16 bits)
EDS2516CDTA ELPIDA-EDS2516CDTA Datasheet
703Kb / 50P		    256M bits SDRAM (16M words x 16 bits)
EDS2532AABH-75 ELPIDA-EDS2532AABH-75 Datasheet
577Kb / 48P		    256M bits SDRAM (8M words x 32 bits)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com