Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

EDD2508AKTA-5 Datasheet(PDF) 19 Page - Elpida Memory

Part # EDD2508AKTA-5
Description  256M bits DDR SDRAM (32M words x 8 bits, DDR400)
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EDD2508AKTA-5 Datasheet(HTML) 19 Page - Elpida Memory

Back Button EDD2508AKTA-5 Datasheet HTML 15Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 16Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 17Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 18Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 19Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 20Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 21Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 22Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 23Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 48 page
background image
EDD2508AKTA-5
Preliminary Data Sheet E0349E60 (Ver. 6.0)
19
Auto-refresh command [REF]
This command executes auto-refresh. The banks and the ROW addresses to be refreshed are internally determined
by the internal refresh controller. The average refresh cycle is 7.8
µs. The output buffer becomes High-Z after auto-
refresh start. Precharge has been completed automatically after the auto-refresh. The ACT or MRS command can
be issued tRFC after the last auto-refresh command.
Self-refresh entry [SELF]
This command starts self-refresh. The self-refresh operation continues as long as CKE is held Low. During the self-
refresh operation, all ROW addresses are repeated refreshing by the internal refresh controller. A self-refresh is
terminated by a self-refresh exit command.
Power down mode entry [PDEN]
tPDEN (= 1 cycle) after the cycle when [PDEN] is issued. The DDR SDRAM enters into power-down mode. In
power down mode, power consumption is suppressed by deactivating the input initial circuit. Power down mode
continues while CKE is held Low. No internal refresh operation occurs during the power down mode. [PDEN] do not
disable DLL.
Self-refresh exit [SELFX]
This command is executed to exit from self-refresh mode. To issue non-read commands, tSNR has to be satisfied.
((tSNR =)15 cycles for tCK = 5.0 ns after [SELFX]) To issue read command, tSRD has to be satisfied to adjust
DOUT timing by DLL. (200 cycles after [SELFX]) After the exit, input auto-refresh command within 7.8
µs.
Power down exit [PDEX]
The DDR SDRAM can exit from power down mode tPDEX (1 cycle min.) after the cycle when [PDEX] is issued.


Similar Part No. - EDD2508AKTA-5

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
EDD2508AKTA-5-E ELPIDA-EDD2508AKTA-5-E Datasheet
551Kb / 48P
   256M bits DDR SDRAM (32M words x 8 bits, DDR400)
EDD2508AKTA-5B-E ELPIDA-EDD2508AKTA-5B-E Datasheet
551Kb / 48P
   256M bits DDR SDRAM (32M words x 8 bits, DDR400)
EDD2508AKTA-5C-E ELPIDA-EDD2508AKTA-5C-E Datasheet
551Kb / 48P
   256M bits DDR SDRAM (32M words x 8 bits, DDR400)
More results

Similar Description - EDD2508AKTA-5

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
EDD2508AKTA-5-E ELPIDA-EDD2508AKTA-5-E Datasheet
551Kb / 48P
   256M bits DDR SDRAM (32M words x 8 bits, DDR400)
EDD2516AKTA-5-E ELPIDA-EDD2516AKTA-5-E Datasheet
558Kb / 48P
   256M bits DDR SDRAM (16M words x16 bits, DDR400)
EDD2516AKTA-E ELPIDA-EDD2516AKTA-E Datasheet
564Kb / 49P
   256M bits DDR SDRAM (16M words x 16 bits)
EDD2504AKTA-E ELPIDA-EDD2504AKTA-E Datasheet
555Kb / 49P
   256M bits DDR SDRAM (64M words x 4 bits)
EDD1216AATA-5 ELPIDA-EDD1216AATA-5 Datasheet
556Kb / 48P
   128M bits DDR SDRAM (8M words x 16 bits, DDR400)
EDD2504AKTA ELPIDA-EDD2504AKTA Datasheet
441Kb / 49P
   256M bits DDR SDRAM (64M words x 4 bits)
EDD2516KCTA-SI ELPIDA-EDD2516KCTA-SI Datasheet
579Kb / 52P
   256M bits DDR SDRAM 256M bits DDR SDRAM
EDS2516ADTA-75 ELPIDA-EDS2516ADTA-75 Datasheet
702Kb / 50P
   256M bits SDRAM (16M words x 16 bits)
EDS2516CDTA ELPIDA-EDS2516CDTA Datasheet
703Kb / 50P
   256M bits SDRAM (16M words x 16 bits)
EDS2532AABH-75 ELPIDA-EDS2532AABH-75 Datasheet
577Kb / 48P
   256M bits SDRAM (8M words x 32 bits)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com