Electronic Components Datasheet Search |
|
EDD1216AATA-5 Datasheet(PDF) 38 Page - Elpida Memory |
|
EDD1216AATA-5 Datasheet(HTML) 38 Page - Elpida Memory |
38 / 48 page EDD1216AATA-5 Data Sheet E0443E40 (Ver. 4.0) 38 DM Control DM can mask input data. In ×16 products, UDM and LDM can mask the upper and lower byte of input data, respectively. By setting DM to Low, data can be written. When DM is set to High, the corresponding data is not written, and the previous data is held. The latency between DM input and enabling/disabling mask function is 0. Mask Mask DQS DQ DM t1 t2 t3 t4 t5 t6 Write mask latency = 0 DM Control |
Similar Part No. - EDD1216AATA-5 |
|
Similar Description - EDD1216AATA-5 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |