Electronic Components Datasheet Search |
|
EDD1216AATA-5 Datasheet(PDF) 37 Page - Elpida Memory |
|
|
EDD1216AATA-5 Datasheet(HTML) 37 Page - Elpida Memory |
37 / 48 page EDD1216AATA-5 Data Sheet E0443E40 (Ver. 4.0) 37 Bank active command interval Destination row of the consecutive ACT command Bank address Row address State Operation 1. Same Any ACTIVE Two successive ACT commands can be issued at tRC interval. In between two successive ACT operations, precharge command should be executed. 2. Different Any ACTIVE Precharge the bank. tRP after the precharge command, the consecutive ACT command can be issued. IDLE tRRD after an ACT command, the next ACT command can be issued. CK /CK Command BA tRC Address ACTV tRRD Bank0 Active Bank3 Active Bank0 Precharge Bank0 Active PRE ACT ROW: 0 NOP NOP NOP ACT ACT ROW: 1 ROW: 0 Bank Active to Bank Active Mode register set to Bank-active command interval The interval between setting the mode register and executing a bank-active command must be no less than tMRD. CK /CK Command Address NOP NOP MRS ACT tMRD Mode Register Set Bank3 Active CODE BS and ROW |
Similar Part No. - EDD1216AATA-5 |
|
Similar Description - EDD1216AATA-5 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |