Electronic Components Datasheet Search |
|
EDD1216AATA-5 Datasheet(PDF) 36 Page - Elpida Memory |
|
|
EDD1216AATA-5 Datasheet(HTML) 36 Page - Elpida Memory |
36 / 48 page EDD1216AATA-5 Data Sheet E0443E40 (Ver. 4.0) 36 A Write command to the consecutive Precharge command interval (same bank) The minimum interval tWPD is necessary between the write command and the precharge command. in0 in1 in2 in3 CK /CK DQ DM DQS Command t1 t0 t2 t3 t4 t5 t6 t7 Last data input tWPD ; ; ; ;; WRIT NOP tWR PRE/PALL NOP WRITE to PRECHARGE Command Interval (same bank) (BL = 4) Precharge Termination in Write Cycles During a burst write cycle without auto precharge, the burst write operation is terminated by a precharge command of the same bank. In order to write the last input data, tWR (min) must be satisfied. When the precharge command is issued, the invalid data must be masked by DM. in2 in3 ; ; in0 in1 CK /CK DQ DM DQS Command t1 t0 t2 t3 t4 t5 t6 t7 Data masked ; ; ; ;; WRIT NOP NOP tWR PRE/PALL Precharge Termination in Write Cycles (same bank) (BL = 4) |
Similar Part No. - EDD1216AATA-5 |
|
Similar Description - EDD1216AATA-5 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |