Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HY5DU12822B Datasheet(PDF) 35 Page - Hynix Semiconductor

Part # HY5DU12822B
Description  512Mb DDR SDRAM
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HY5DU12822B Datasheet(HTML) 35 Page - Hynix Semiconductor

Back Button HY5DU12822B Datasheet HTML 29Page - Hynix Semiconductor HY5DU12822B Datasheet HTML 30Page - Hynix Semiconductor HY5DU12822B Datasheet HTML 31Page - Hynix Semiconductor HY5DU12822B Datasheet HTML 32Page - Hynix Semiconductor HY5DU12822B Datasheet HTML 33Page - Hynix Semiconductor HY5DU12822B Datasheet HTML 34Page - Hynix Semiconductor HY5DU12822B Datasheet HTML 35Page - Hynix Semiconductor HY5DU12822B Datasheet HTML 36Page - Hynix Semiconductor HY5DU12822B Datasheet HTML 37Page - Hynix Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 35 / 37 page
background image
Rev. 0.1 / May 2004
35
HY5DU12422B(L)TP
HY5DU12822B(L)TP
HY5DU121622B(L)TP
5. CK, /CK slew rates are >=1.0V/ns
6. These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed
by design or tester correlation.
7. Data latched at both rising and falling edges of Data Strobes(LDQS/UDQS) : DQ, LDM/UDM.
8. Minimum of 200 cycles of stable input clocks after Self Refresh Exit command, where CKE is held high, is required to
complete Self Refresh Exit and lock the internal DLL circuit of DDR SDRAM.
9. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device
(i.e. this value can be greater than the minimum specification limits for tCL and tCH).
10. tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL).
tQHS consists of tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern
effects and p-channel to n-channel variation of the output drivers.
11 .This derating table is used to increase tDS/tDH in case where the input slew-rate is below 0.5V/ns.
Input Setup / Hold Slew-rate Derating Table.
12. I/O Setup/Hold Plateau Derating. This derating table is used to increase tDS/tDH in case where the input level is
flat below VREF +/-310mV for a duration of up to 2ns.
13. I/O Setup/Hold Delta Inverse Slew Rate Derating. This derating table is used to increase tDS/tDH in case where the DQ and
DQS slew rates differ. The Delta Inverse Slew Rate is calculated as (1/SlewRate1)-(1/SlewRate2). For example,
if slew rate 1 = 0.5V/ns and Slew Rate2 = 0.4V/n then the Delta Inverse Slew Rate = -0.5ns/V.
14. DQS, DM and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times.
Signal transitions through the DC region must be monotonic.
15. tDAL = 2 clocks + (tRP / tCK ). For each of the terms above, if not already an integer, round to the next highest integer.
tCK is equal to the actual system clock cycle time.
Example: For DDR266B at CL=2.5 and tCK = 7.5 ns,
tDAL = (15 ns / 7.5 ns) + (20 ns / 7.5 ns) = (2.00) + (2.67)
Round up each non-integer to the next highest integer: = (2) + (3), tDAL = 5 clocks
16. For the parts which do not has internal RAS lockout circuit, Active to Read with Auto precharge delay
should be tRAS - BL/2 x tCK.
Input Setup / Hold Slew-rate
Delta tDS
Delta tDH
V/ns
ps
ps
0.5
0
0
0.4
+75
+75
0.3
+150
+150
I/O Input Level
Delta tDS
Delta tDH
mV
ps
ps
+280
+50
+50
(1/SlewRate1)-(1/SlewRate2)
Delta tDS
Delta tDH
ns/V
ps
ps
00
0
+/-0.25
+50
+50
+/- 0.5
+100
+100


Similar Part No. - HY5DU12822B

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY5DU12822BLT HYNIX-HY5DU12822BLT Datasheet
692Kb / 31P
   512Mb DDR SDRAM
HY5DU12822BT HYNIX-HY5DU12822BT Datasheet
692Kb / 31P
   512Mb DDR SDRAM
More results

Similar Description - HY5DU12822B

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H5DU5182EFR-FAC HYNIX-H5DU5182EFR-FAC Datasheet
523Kb / 30P
   512Mb DDR SDRAM
HY5DU12822DT-D43 HYNIX-HY5DU12822DT-D43 Datasheet
1Mb / 29P
   512Mb DDR SDRAM
HY5DU12422BT HYNIX-HY5DU12422BT_06 Datasheet
692Kb / 31P
   512Mb DDR SDRAM
H5DU5182ETR-FAC HYNIX-H5DU5182ETR-FAC Datasheet
352Kb / 29P
   512Mb DDR SDRAM
HY5DU12422AT HYNIX-HY5DU12422AT Datasheet
381Kb / 33P
   512Mb DDR SDRAM
H5DU5182ETR-FAI HYNIX-H5DU5182ETR-FAI Datasheet
353Kb / 29P
   512Mb DDR SDRAM
HY5DU12822DFP-D43I HYNIX-HY5DU12822DFP-D43I Datasheet
466Kb / 29P
   512Mb DDR SDRAM
HY5DU12822DFP-D43 HYNIX-HY5DU12822DFP-D43 Datasheet
468Kb / 29P
   512Mb DDR SDRAM
HY5DU12422C HYNIX-HY5DU12422C_06 Datasheet
2Mb / 31P
   512Mb DDR SDRAM
H5DU5182EFR-FAJ HYNIX-H5DU5182EFR-FAJ Datasheet
511Kb / 30P
   512Mb DDR SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com