![]() |
Electronic Components Datasheet Search |
|
NT5TU64M8EE Datasheet(PDF) 49 Page - Nanya Technology Corporation. |
|
|
NT5TU64M8EE Datasheet(HTML) 49 Page - Nanya Technology Corporation. |
49 / 96 page ![]() DDR2 512Mb SDRAM NT5TU64M8EE / NT5TU32M16EG 49 Version 1.0 Nanya Technology Corp.© 09/2014 All Rights Reserved Asynchronous CKE Low Event DRAM requires CKE to be maintained “high” for all valid operations as defined in this data sheet. If CKE asynchronously drops “low” during any valid operation DRAM is not guaranteed to preserve the contents of the memory array. If this event occurs, the memory controller must satisfy a time delay ( tdelay ) before turning off the clocks. Stable clocks must exist at the input of DRAM before CKE is raised “high” again. The DRAM must be fully re-initialized as described the the initialization sequence. DRAM is ready for normal operation after the initialization sequence. See AC timing parametric table for tdelay specification. Asynchronous CKE Low Event CKE CKE drops low due to an asynchronous reset event Clocks can be turned off after this point tdelay CK, CK stable clocks |
Similar Part No. - NT5TU64M8EE |
|
Similar Description - NT5TU64M8EE |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |