 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
NT5TU64M8EE Datasheet(PDF) 22 Page - Nanya Technology Corporation. |
|
|
|||||||||||||||||||||||||||||
NT5TU64M8EE Datasheet(HTML) 22 Page - Nanya Technology Corporation. |
|
|
22 / 96 page  DDR2 512Mb SDRAM NT5TU64M8EE / NT5TU32M16EG 22 Version 1.0 Nanya Technology Corp.© 09/2014 All Rights Reserved Read and Write Commands and Access Modes After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting RAS high, CS and CAS low at the clock’s rising edge. WE must also be defined at this time to determine whether the access cycle is a read operation ( WE high) or a write operation (WE low). The DDR2 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a serial read or write operation on successive clock cycles. The boundary of the burst cycle is restricted to specific segments of the page length. A new burst access must not interrupt the previous 4 bit burst operation in case of BL = 4 setting. However, in case of BL=8 setting, two cases of interrupt by a new burst access are allowed, one reads interrupted by a read, the other writes interrupted by a write with 4 bit burst boundary respectively, and the minimum CAS to CAS delay (tCCD) is minimum 2 clocks for read or write cycles. Posted CAS Posted CAS operation is supported to make command and data bus efficient for sustainable bandwidths in DDR2 SDRAM. In this operation, the DDR2 SDRAM allows a Read or Write command to be issued immediately after the RAS bank activate command (or any time during the RAS to CAS delay time, tRCD, period). The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is the sum of AL and the CAS latency (CL). Therefore if a user chooses to issue a Read/Write command before the tRCDmin, then AL greater than 0 must be written into the EMRS (1). The Write Latency (WL) is always defined as RL - 1 (Read Latency -1) where Read Latency is defined as the sum of Additive Latency plus CAS latency (RL=AL+CL). If a user chooses to issue a Read command after the tRCDmin period, the Read Latency is also defined as RL = AL + CL. Example of posted CAS operation: Read followed by a write to the same bank: AL = 2 and CL = 3, RL = (AL + CL) = 5, WL = (RL -1) = 4, BL = 4 Dout0 Dout1 Dout2Dout3 CMD DQ 0 2 3 4 5 6 7 8 9 10 11 12 -1 1 >=tRCD AL = 2 RL = AL + CL = 5 CL = 3 WL = RL -1 = 4 Din0 Din1 Din2 Din3 PostCAS1 DQS, DQS Activate Read Write Bank A Bank A Bank A CK, CK |
Similar Part No. - NT5TU64M8EE |
|
Similar Description - NT5TU64M8EE |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
