15 / 19 page
IS61LV6464
ISSI®
Integrated Silicon Solution, Inc. — 1-800-379-4774
15
Rev. B
01/15/04
SNOOZE AND RECOVERY CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)
-100
-6
Symbol
Parameter
Min.
Max.
Min. Max.
Unit
tKC
Cycle Time
10
—
12
—
ns
tKH
Clock High Time
4
—
4.5
—
ns
tKL
Clock Low Time
4
—
4.5
—
ns
tKQ
Clock Access Time
—
5
—
6
ns
tKQX(3)
Clock High to Output Invalid
2.5
—
2.5
—
ns
tKQLZ(3,4)
Clock High to Output Low-Z
0
—
0
—
ns
tKQHZ(3,4)
Clock High to Output High-Z
2
5
2
5
ns
tOEQ
Output Enable to Output Valid
—
5
—
5
ns
tOEQX(3)
Output Disable to Output Invalid
0
—
0
—
ns
tOELZ(3,4)
Output Enable to Output Low-Z
0
—
0
—
ns
tOEHZ(3,4)
Output Disable to Output High-Z
2
5
2
5
ns
tAS
Address Setup Time
2.5
—
2.5
—
ns
tSS
Address Status Setup Time
2.5
—
2.5
—
ns
tCES
Chip Enable Setup Time
2.5
—
2.5
—
ns
tAH
Address Hold Time
0.5
—
0.5
—
ns
tSH
Address Status Hold Time
0.5
—
0.5
—
ns
tCEH
Chip Enable Hold Time
0.5
—
0.5
—
ns
tZZS
ZZ Standby(1)
2
—
2
—
cyc
tZZREC
ZZ Recovery(2)
2
—
2
—
cyc
Notes:
1. The assertion of ZZ allows the SRAM to enter a lower power state than when deselected within the time specified. Data
retention is guaranteed when ZZ is asserted and clock remains active.
2.
ADSC and ADSP must not be asserted for at least 2 cyc after leaving ZZ state.
3. Guaranteed but not 100% tested. This parameter is periodically sampled.
4. Tested with load in Figure 2.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
