 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
FM8PE53B Datasheet(PDF) 9 Page - Feeling Technology Corp. |
|
|
|||||||||||||||||||||||||||||
FM8PE53B Datasheet(HTML) 9 Page - Feeling Technology Corp. |
|
|
9 / 53 page  FM8PE53B Web site: http://www.feeling-tech.com.tw Rev1.02.011 Aug 21, 2014 P.9/FM8PE53B FEELING TECHNOLOGY 2.1.4 STATUS (Status Register) Address Name B7 B6 B5 B4 B3 B2 B1 B0 03h (r/w) STATUS RST GP1 GP0 TO ̅̅̅̅ PD ̅̅̅̅ Z DC C This register contains the arithmetic status of the ALU, the RESET status. If the STATUS Register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO ̅̅̅̅ and PD ̅̅̅̅ bits are not writable. Therefore, the result of an instruction with the STATUS Register as destination may be different than intended. For example, CLRR STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS Register as 000u u1uu (where u = unchanged). C : Carry/borrow bit. ADDAR, ADDIA = 1, Carry occurred. = 0, No Carry occurred. SUBAR, SUBIA = 1, No borrow occurred. = 0, Borrow occurred. Note : A subtraction is executed by adding the two’s complement of the second operand. For rotate (RRR, RLR) instructions, this bit is loaded with either the high or low order bit of the source register. DC : Half carry/half borrow bit ADDAR, ADDIA = 1, Carry from the 4th low order bit of the result occurred. = 0, No Carry from the 4th low order bit of the result occurred. SUBAR, SUBIA = 1, No Borrow from the 4th low order bit of the result occurred. = 0, Borrow from the 4th low order bit of the result occurred. Z : Zero bit. = 1, The result of a logic operation is zero. = 0, The result of a logic operation is not zero. PD ̅̅̅̅ : Power down flag bit. = 1, after power-up or by the CLRWDT instruction. = 0, by the SLEEP instruction. TO ̅̅̅̅ : Time overflow flag bit. = 1, after power-up or by the CLRWDT or SLEEP instruction = 0, a watch-dog time overflow occurred GP1:GP0 : General purpose read/write bits. RST : Bit for wake-up type. = 1, Wake-up from SLEEP on Port B input change. = 0, Wake-up from other reset types. |
Similar Part No. - FM8PE53B |
|
Similar Description - FM8PE53B |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
