![]() |
Electronic Components Datasheet Search |
|
MSM5299A Datasheet(PDF) 8 Page - OKI electronic componets |
|
|
MSM5299A Datasheet(HTML) 8 Page - OKI electronic componets |
8 / 11 page ![]() MSM5299A ¡ Semiconductor 8/11 •D0, D1, D2, D3 Display data input pins for 4 ¥ 20-bit shift register. The display data is clocked into the shift register at the falling edge of the clock pulse. The combinations of D0 to D3 level, DF signal level, display data output level and the display on the LCD panel are described on the table below. • LOAD The signal for latching the shift register contents is input to this pin. The display data stored in the shift register is latched at the falling edge of the load pulse. •DF Synchronous signal input pin for alternate signal for LCD driving. •VDD, VSS Supply voltage pins, VDD should be 4.5 to 5.5V. VSS is a ground pin (VSS = 0V) •V1, V3, V4, VEE Bias supply voltage pin to drive the LCD. Use an external bias voltage supply for driving the LCD. L H L H L L H H OFF ON OFF ON D0 to D3 DF Display data output level Display on the LCD Nonselect level (V3) Select level (V1) Nonselect level (V4) Select level (VEE) |
Similar Part No. - MSM5299A |
|
Similar Description - MSM5299A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |