Electronic Components Datasheet Search |
|
IDT7200L Datasheet(PDF) 10 Page - Integrated Device Technology |
|
IDT7200L Datasheet(HTML) 10 Page - Integrated Device Technology |
10 / 14 page 10 COMMERCIAL,INDUSTRIALANDMILITARY TEMPERATURERANGES IDT7201L/7201LA/7202LA CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9 U SAGE M ODES: WIDTH EXPANSION Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7200/7201A/7202As. Any word width can be attained by adding additional IDT7200/7201A/7202As (Figure 13). BIDIRECTIONAL OPERATION Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7200/7201A/7202As as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode. DATA FLOW-THROUGH Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (tWEF + tA) ns after the rising edge of W, called the first write edge, and it remains on the bus until the R line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tRHZ ns. The EF line would have a pulse showing temporary deassertion and then would be asserted. In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a fullFIFO. The RlinecausestheFFtobedeassertedbuttheWlinebeingLOW causes it to be asserted again in anticipation of a new data word. On the rising edge of W, the new word is loaded in the FIFO. The W line must be toggled whenFFisnotassertedtowritenewdataintheFIFOandtoincrementthewrite pointer. COMPOUND EXPANSION The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15). Figure 13. Block Diagram of 256 x 18, 512 x 18, 1,024 x 18 FIFO Memory Used in Width Expansion Mode Figure 12. Block Diagram of Single 256 x 9, 512 x 9, 1,024 x 9 FIFO WRITE (W) DATA IN (D) FULL FLAG (FF) RESET (RS) 9 READ (R) 9 DATA OUT (Q) EMPTY FLAG (EF) RETRANSMIT (RT) EXPANSION IN (XI) (HF) IDT 7200/ 7201A/ 7202A (HALF-FULL FLAG) 2679 drw 14 IDT 7200/ 7201A/ 7202A XI XI 99 18 9 18 HF HF 9 DATA WRITE (W) FULL FLAG (FF) RESET (RS) (D) IN READ (R) EMPTY FLAG (EF) RETRANSMIT (RT) DATA OUT (Q) IDT 7200/ 7201A/ 7202A 2679 drw 15 |
Similar Part No. - IDT7200L_17 |
|
Similar Description - IDT7200L_17 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |