 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
S1D13706 Datasheet(PDF) 44 Page - Epson Company |
|
|
|||||||||||||||||||||||||||||
S1D13706 Datasheet(HTML) 44 Page - Epson Company |
|
|
44 / 152 page  Page 44 Epson Research and Development Vancouver Design Center S1D13706 Hardware Functional Specification X31B-A-001-09 Issue Date: 2004/02/09 1. t17 is the delay from when data is placed on the bus until the data is latched into the write buffer. Table 6-9: Motorola MC68K #1 Interface Timing Symbol Parameter 2.0V 3.3V Unit Min Max Min Max fCLK Bus Clock Frequency 20 50 MHz TCLK Bus Clock period 1/fCLK 1/fCLK ns t1 Clock pulse width high 22.5 9 ns t2 Clock pulse width low 22.5 9 ns t3 A[16:1], M/R# setup to first CLK rising edge where CS# = 0, AS# = 0, UDS# = 0, and LDS# = 0 11 ns t4 A[16:1], M/R# hold from AS# rising edge 0 0 ns t5 CS# setup to CLK rising edge while CS#, AS#, UDS#/LDS# = 0 0 1 ns t6 CS# hold from AS# rising edge 0 0 ns t7a AS# asserted for MCLK = BCLK 8 8 TCLK t7b AS# asserted for MCLK = BCLK ÷ 211 11 TCLK t7c AS# asserted for MCLK = BCLK ÷ 313 13 TCLK t7d AS# asserted for MCLK = BCLK ÷ 418 18 TCLK t8 AS# setup to CLK rising edge while CS#, AS#, UDS#/LDS# = 0 1 1 ns t9 AS# setup to CLK rising edge 1 2 ns t10 UDS#/LDS# setup to CLK rising edge while CS#, AS#, UDS#/LDS# = 0 31 ns t11 UDS#/LDS# high setup to CLK rising edge 3 2 ns t12 First CLK rising edge where AS# = 1 to DTACK# high impedance 5 40 3 14 ns t13 R/W# setup to CLK rising edge before all CS#, AS#, UDS# and/or LDS# = 0 01 ns t14 R/W# hold from AS# rising edge 0 0 ns t15 AS# = 0 and CS# = 0 to DTACK# driven high 4 23 3 13 ns t16 AS# rising edge to DTACK# rising edge 6 39 4 16 ns t17 D[15:0] valid to third CLK rising edge where CS# = 0, AS# = 0 and either UDS# = 0 or LDS# = 0 (write cycle) (see note 1) 10 ns t18 D[15:0] hold from DTACK# falling edge (write cycle) 0 0 ns t19 UDS# = 0 and/or LDS# = 0 to D[15:0] driven (read cycle) 4 27 3 13 ns t20 DTACK# falling edge to D[15:0] valid (read cycle) 0 2 ns t21 UDS#, LDS# rising edge to D[15:0] high impedance (read cycle) 5 33 3 13 ns |
Similar Part No. - S1D13706 |
|
Similar Description - S1D13706 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
