AD9524BCPZ datasheet(53/56 Pages) AD

Part #	AD9524BCPZ

Description	Jitter Cleaner and Clock Generator

Download	56 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

53 / 56 page

Data Sheet

AD9524

Rev. F | Page 53 of 56

Address

Bits

Bit Name

Description

0x231

[7:6]

Reserved

Reserved.

[5:0]

Status Monitor 1 control

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Muxout

0

GND

0

1

PLL1 and PLL2 locked

0

1

0

PLL1 locked

0

1

PLL2 locked

0

1

0

Both references are missing (REFA and REFB)

0

1

0

1

Both references are missing and PLL2 is locked

0

1

0

REFB selected (applies only to auto select mode)

0

1

REFA is OK

0

1

0

REFB is OK

0

1

0

1

REF_TEST is OK

0

1

0

1

0

VCXO is OK

0

1

0

1

PLL1 feedback is OK

0

1

0

PLL2 reference clock is OK

0

1

0

1

Reserved

0

1

0

REFA and REFB are OK

0

1

All clocks are OK (except REF_TEST)

0

1

0

GND

0

1

0

1

GND

0

1

0

1

0

GND

0

1

0

1

GND

0

1

0

1

0

PLL2 feedback is divide-by-2

0

1

0

1

0

1

PLL2 PFD down divide-by-2

0

1

0

1

0

PLL2 REF divide-by-2

0

1

0

1

PLL2 PFD up divide-by-2

Note that all bit combinations after 010111 are reserved.

0x232

[7:5]

Reserved

Reserved.

4

Enable Status_EEPROM

on STATUS0 pin

Enables the EEPROM status on the STATUS0 pin.

1: enable status.

3

STATUS1 pin divider

enable

Enables a divide-by-4 on the STATUS1 pin, allowing dynamic signals to be viewed at a lower

frequency (such as the PFD input clocks). Not to be used with dc states on the status pins,

which occur when the settings of Register 0x231, Bits[5:0] are in the range of 000000 to 001111.

1: enabled.

0: disabled.

2

STATUS0 pin divider

enable

Enables a divide-by-4 on the STATUS0 pin, allowing dynamic signals to be viewed at a lower

frequency (such as the PFD input clocks). Not to be used with dc states on the status pins,

which occur when the settings of Register 0x230, Bits[5:0] are in the range of 000000 to 001111.

1: enable.

0: disable.

1

Reserved

Reserved.

0

Sync dividers

(manual control)

Set bit to put dividers in sync; clear bit to release. Functions like SYNC pin low.

1: sync.

0: normal.

Similar Part No. - AD9524BCPZ

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9524BCPZ	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E
Analog Devices	AD9524BCPZ-REEL7	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E

More results

Similar Description - AD9524BCPZ

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9523	1,011Kb / 60P	Jitter Cleaner and Clock Generator
Texas Instruments	CDCM6208V1F	2Mb / 87P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
	LMK04100	1Mb / 52P	[Old version datasheet] Family Clock Jitter Cleaner
	CDCM6208	2Mb / 89P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
	CDCM6208	2Mb / 92P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
Analog Devices	AD9524BCPZ	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E
Analog Devices	AD9524	863Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs REV. D
Texas Instruments	CDCM6208	2Mb / 78P	[Old version datasheet] 2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS
	LMK04803	2Mb / 139P	[Old version datasheet] Low-Noise Clock Jitter Cleaner
	CDCM6208V2G	2Mb / 88P	[Old version datasheet] CDCM6208V2G 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers

More results

AD9524BCPZ Datasheet(PDF) 53 Page - Analog Devices

AD9524BCPZ Datasheet(HTML) 53 Page - Analog Devices

Similar Part No. - AD9524BCPZ

Similar Description - AD9524BCPZ

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL