Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD9524BCPZ Datasheet(PDF) 51 Page - Analog Devices

Part # AD9524BCPZ
Description  Jitter Cleaner and Clock Generator
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9524BCPZ Datasheet(HTML) 51 Page - Analog Devices

Back Button AD9524BCPZ Datasheet HTML 47Page - Analog Devices AD9524BCPZ Datasheet HTML 48Page - Analog Devices AD9524BCPZ Datasheet HTML 49Page - Analog Devices AD9524BCPZ Datasheet HTML 50Page - Analog Devices AD9524BCPZ Datasheet HTML 51Page - Analog Devices AD9524BCPZ Datasheet HTML 52Page - Analog Devices AD9524BCPZ Datasheet HTML 53Page - Analog Devices AD9524BCPZ Datasheet HTML 54Page - Analog Devices AD9524BCPZ Datasheet HTML 55Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 56 page
background image
Data Sheet
AD9524
Rev. F | Page 51 of 56
Address
Bits
Bit Name
Description
1
1
1
1
Tristate output
0x197
[7:0]
Channel divider, Bits[7:0] (LSB)
Division = Channel Divider Bits[9:0] + 1. For example, [9:0] = 0 is divided by 1, [9:0] = 1
is divided by 2 … [9:0] = 1023 is divided by 1024. 10-bit channel divider, Bits[7:0] (LSB).
0x198
[7:2]
Divider phase
Divider initial phase after a sync is asserted relative to the divider input clock (from the
VCO divider output). LSB = ½ of a period of the divider input clock.
Phase = 0: no phase offset.
Phase = 1: ½ period offset, …
Phase = 63: 31 period offset.
[1:0]
Channel divider, Bits[9:8] (MSB)
10-bit channel divider, Bits[9:8] (MSB).
Table 53. PLL1 Output Control (PLL1_OUT, Pin 46)
Address
Bits
Bit Name
Description
0x1BA
[7:5]
Reserved
Reserved
4
PLL1 output CMOS driver
strength
CMOS driver strength
1: weak
0: strong
[3:0]
PLL1 output divider
0000: divide-by-1
0001: divide-by-2 (default)
0010: divide-by-4
0100: divide-by-8
1000: divide-by-16
No other inputs permitted
Table 54. PLL1 Output Channel Control
Address
Bits
Bit Name
Description
0x1BB
7
PLL1 output driver power-down
PLL1 output driver power-down
[6:2]
Reserved
Reserved
1
Route VCXO clock to
Channel 1 divider input
1: channel uses VCXO clock. Routes VCXO clock to divider input
0: channel uses VCO divider output clock
0
Route VCXO clock to
Channel 0 divider input
1: channel uses VCXO clock. Routes VCXO clock to divider input
0: channel uses VCO divider output clock
Readback (Address 0x22C to Address 0x22D)
Table 55. Readback Registers (Readback 0 and Readback 1)
Address
Bits
Bit Name
Description
0x22C
7
Status PLL2 reference clock
1: OK
0: off/clocks are missing
6
Status PLL1 feedback clock
1: OK
0: off/clocks are missing
5
Status VCXO
1: OK
0: off/clocks are missing
4
Status REF_TEST
1: OK
0: off/clocks are missing
3
Status REFB
1: OK
0: off/clocks are missing
2
Status REFA
1: OK
0: off/clocks are missing
1
Lock detect PLL2
1: locked
0: unlocked
0
Lock detect PLL1
1: locked
0: unlocked


Similar Part No. - AD9524BCPZ

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9524BCPZ AD-AD9524BCPZ Datasheet
925Kb / 56P
   Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
Rev. E
AD9524BCPZ-REEL7 AD-AD9524BCPZ-REEL7 Datasheet
925Kb / 56P
   Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
Rev. E
More results

Similar Description - AD9524BCPZ

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9523 AD-AD9523 Datasheet
1,011Kb / 60P
   Jitter Cleaner and Clock Generator
logo
Texas Instruments
CDCM6208V1F TI1-CDCM6208V1F Datasheet
2Mb / 87P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
LMK04100 TI1-LMK04100_14 Datasheet
1Mb / 52P
[Old version datasheet]   Family Clock Jitter Cleaner
CDCM6208 TI1-CDCM6208_14 Datasheet
2Mb / 89P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
CDCM6208 TI1-CDCM6208_18 Datasheet
2Mb / 92P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
logo
Analog Devices
AD9524BCPZ AD-AD9524BCPZ Datasheet
925Kb / 56P
   Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
Rev. E
AD9524 AD-AD9524 Datasheet
863Kb / 56P
   Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
REV. D
logo
Texas Instruments
CDCM6208 TI-CDCM6208 Datasheet
2Mb / 78P
[Old version datasheet]   2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS
LMK04803 TI1-LMK04803_14 Datasheet
2Mb / 139P
[Old version datasheet]   Low-Noise Clock Jitter Cleaner
CDCM6208V2G TI1-CDCM6208V2G Datasheet
2Mb / 88P
[Old version datasheet]   CDCM6208V2G 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com