AD9524BCPZ datasheet(47/56 Pages) AD

Part #	AD9524BCPZ

Description	Jitter Cleaner and Clock Generator

Download	56 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

47 / 56 page

Data Sheet

AD9524

Rev. F | Page 47 of 56

Output PLL (PLL2) (Address 0x0F0 to Address 0x0F9)

Table 45. PLL2 Charge Pump Control

Table 46. PLL2 Feedback N Divider Control

Table 47. PLL2 Control

Address

Bits

Bit Name

Description

0x0F2

7

PLL2 lock detector power-down

Controls power-down of the PLL2 lock detector.

1: lock detector powered down.

0: lock detector active.

6

Reserved

Default = 0; value must remain 0.

5

Enable frequency doubler

Enables doubling of the PLL2 reference input frequency.

1: enabled.

0: disabled.

4

Enable SPI control of antibacklash

pulse width

Controls the functionality of Register 0x0F2, Bits[3:2]. Set the antibacklash pulse

width to the minimum setting. By setting Bit 4 to 1 from the default of 0, Bits[3:2]

consequently default to 00.

0 (default): device automatically controls the antibacklash period to high

(equivalent to Register 0x0F2, Bits[3:2] = 10).

1: antibacklash period defined by Register 0x0F2, Bits[2:1] (recommended setting).

[3:2]

Antibacklash pulse width control

Controls the PFD antibacklash period. These bits default to the high setting unless

reprogrammed using Register 0x0F2[4] = 1b. The high setting decreases the

maximum allowable PLL2 PFD rate. See Table 12 for ranges.

00 minimum.

01: low.

10: high (initial state unless changed via Register 0x0F2[4] = 1b).

11: maximum.

[1:0]

PLL2 charge pump mode

Controls the mode of the PLL2 charge pump.

00: tristate.

01: pump up.

10: pump down.

11 (default): normal.

Address

Bits

Bit Name

Description

0x0F0

[7:0]

PLL2 charge pump control

These bits set the magnitude of the PLL2 charge pump current. Granularity is ~3.5 μA

with a full-scale magnitude of ~900 μA.

Address

Bits

Bit Name

Description

0x0F1

[7:6]

A counter

A counter word

[5:0]

B counter

B counter word

Feedback Divider Constraints

A Counter (Bits[7:6])

B Counter (Bits[5:0])

Allowed N Division (4 × B + A)

A = 0 or A = 1

B = 4

16, 17

A = 0 to A = 2

B = 5

20, 21, 22

A = 0 to A = 2

B = 6

24, 25, 26

A = 0 to A = 3

B ≥ 7

28, 29 … continuous to 255

Similar Part No. - AD9524BCPZ

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9524BCPZ	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E
Analog Devices	AD9524BCPZ-REEL7	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E

More results

Similar Description - AD9524BCPZ

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9523	1,011Kb / 60P	Jitter Cleaner and Clock Generator
Texas Instruments	CDCM6208V1F	2Mb / 87P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
	LMK04100	1Mb / 52P	[Old version datasheet] Family Clock Jitter Cleaner
	CDCM6208	2Mb / 89P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
	CDCM6208	2Mb / 92P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
Analog Devices	AD9524BCPZ	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E
Analog Devices	AD9524	863Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs REV. D
Texas Instruments	CDCM6208	2Mb / 78P	[Old version datasheet] 2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS
	LMK04803	2Mb / 139P	[Old version datasheet] Low-Noise Clock Jitter Cleaner
	CDCM6208V2G	2Mb / 88P	[Old version datasheet] CDCM6208V2G 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers

More results

AD9524BCPZ Datasheet(PDF) 47 Page - Analog Devices

AD9524BCPZ Datasheet(HTML) 47 Page - Analog Devices

Similar Part No. - AD9524BCPZ

Similar Description - AD9524BCPZ

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL