AD9524BCPZ datasheet(29/56 Pages) AD

Part #	AD9524BCPZ

Description	Jitter Cleaner and Clock Generator

Download	56 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

29 / 56 page

Data Sheet

AD9524

Rev. F | Page 29 of 56

Data Transfer Format

Send byte format. The send byte protocol is used to set up the register address for subsequent commands.

S

Slave Address

W

A

RAM Address High Byte

A

RAM Address Low Byte

A

P

Write byte format. The write byte protocol is used to write a register address to the RAM, starting from the specified RAM address.

S

Slave Address

W

A

RAM Address

High Byte

A

RAM Address

Low Byte

A

RAM

Data 0

A

RAM

Data 1

A

RAM

Data 2

A

P

Receive byte format. The receive byte protocol is used to read the data byte(s) from the RAM, starting from the current address.

S

Slave Address

R

A

RAM Data 0

A

RAM Data 1

A

RAM Data 2

A

P

Read byte format. The combined format of the send byte and the receive byte.

S

Slave

Address

W

A

RAM Address

High Byte

A

RAM Address

Low Byte

A

Sr

Slave

Address

R

A

RAM

Data 0

A

RAM

Data 1

A

RAM

Data 2

A

P

I²C Serial Port Timing

SDA

SCL

S

Sr

P

S

tFALL

tSET; DAT

tLOW

tRISE

tHLD; STR

tHLD; DAT

tHIGH

tFALL

tSET; STR

tHLD; STR

tSPIKE

tSET; STP

tRISE

tIDLE

Figure 35. I²C Serial Port Timing

Table 24. I2C Timing Definitions

Parameter

Description

fI2C

I²C clock frequency

tIDLE

Bus idle time between stop and start conditions

tHLD; STR

Hold time for repeated start condition

tSET; STR

Setup time for repeated start condition

tSET; STP

Setup time for stop condition

tHLD; DAT

Hold time for data

tSET; DAT

Setup time for data

tLOW

Duration of SCL clock low

tHIGH

Duration of SCL clock high

tRISE

SCL/SDA rise time

tFALL

SCL/SDA fall time

tSPIKE

Voltage spike pulse width that must be suppressed by the input filter

Similar Part No. - AD9524BCPZ

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9524BCPZ	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E
Analog Devices	AD9524BCPZ-REEL7	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E

More results

Similar Description - AD9524BCPZ

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9523	1,011Kb / 60P	Jitter Cleaner and Clock Generator
Texas Instruments	CDCM6208V1F	2Mb / 87P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
	LMK04100	1Mb / 52P	[Old version datasheet] Family Clock Jitter Cleaner
	CDCM6208	2Mb / 89P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
	CDCM6208	2Mb / 92P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
Analog Devices	AD9524BCPZ	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E
Analog Devices	AD9524	863Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs REV. D
Texas Instruments	CDCM6208	2Mb / 78P	[Old version datasheet] 2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS
	LMK04803	2Mb / 139P	[Old version datasheet] Low-Noise Clock Jitter Cleaner
	CDCM6208V2G	2Mb / 88P	[Old version datasheet] CDCM6208V2G 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers

More results

AD9524BCPZ Datasheet(PDF) 29 Page - Analog Devices

AD9524BCPZ Datasheet(HTML) 29 Page - Analog Devices

Similar Part No. - AD9524BCPZ

Similar Description - AD9524BCPZ

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL