Electronic Components Datasheet Search |
|
AD9523-1BCPZ Datasheet(PDF) 9 Page - Analog Devices |
|
AD9523-1BCPZ Datasheet(HTML) 9 Page - Analog Devices |
9 / 63 page Data Sheet AD9523-1 Rev. C | Page 9 of 63 Parameter Min Typ Max Unit Test Conditions/Comments LVDS MODE, 3.5 mA Maximum Output Frequency 1 GHz Rise Time/Fall Time (20% to 80%) 138 161 ps 100 Ω termination across output pair Duty Cycle 48 51 53 % f < 500 MHz 43 49 53 % f = 500 MHz to 800 MHz 41 49 55 % f = 800 MHz to 1 GHz Differential Output Voltage Swing Balanced 247 454 mV Voltage swing between output pins; output driver static Unbalanced 50 mV Absolute difference between voltage swing of normal pin and inverted pin Common-Mode Output Voltage 1.125 1.375 V Output driver static Common-Mode Difference 50 mV Voltage difference between output pins; output driver static Short-Circuit Output Current 3.5 24 mA Output driver static CMOS MODE Maximum Output Frequency 250 MHz Rise Time/Fall Time (20% to 80%) 387 665 ps 15 pF load Duty Cycle 45 50 55 % f = 250 MHz Output Voltage High Output driver static VDD − 0.25 V Load current = 10 mA VDD − 0.1 V Load current = 1 mA Output Voltage Low Output driver static 0.2 V Load current = 10 mA 0.1 V Load current = 1 mA TIMING ALIGNMENT CHARACTERISTICS Table 9. Parameter Min Typ Max Unit Test Conditions/Comments OUTPUT TIMING SKEW Delay off on all outputs; maximum deviation between rising edges of outputs; all outputs are on, unless otherwise noted Between Outputs in Same Group1 LVPECL, HSTL, and LVDS Between LVPECL, HSTL, and LVDS Outputs 30 183 ps CMOS Between CMOS Outputs 100 300 ps Single-ended, true phase, high-Z mode Mean Delta Between Groups1 50 Adjustable Delay 0 63 Steps Resolution step; for example, 8 × 0.5/1 GHz Resolution Step 500 ps ½ period of 1 GHz Zero Delay Between Input Clock Edge on REFA or REFB to ZD_IN Input Clock Edge, External Zero Delay Mode 150 500 ps PLL1 settings: PFD = 7.68 MHz, ICP = 63.5 µA, RZERO = 10 kΩ, antibacklash pulse width is at maximum, BW = 40 Hz, REFA and ZD_IN are set to differential mode 1 There are three groups of outputs. They are as follows: the top outputs group, consisting of OUT0, OUT1, OUT2, and OUT3; the right outputs group, consisting of OUT4, OUT5, OUT6, OUT7, OUT8, and OUT9; and the bottom outputs group, consisting of OUT10, OUT11, OUT12, and OUT13. |
Similar Part No. - AD9523-1BCPZ |
|
Similar Description - AD9523-1BCPZ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |