Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD9523 Datasheet(PDF) 10 Page - Analog Devices

Part # AD9523
Description  Jitter Cleaner and Clock Generator
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9523 Datasheet(HTML) 10 Page - Analog Devices

Back Button AD9523 Datasheet HTML 6Page - Analog Devices AD9523 Datasheet HTML 7Page - Analog Devices AD9523 Datasheet HTML 8Page - Analog Devices AD9523 Datasheet HTML 9Page - Analog Devices AD9523 Datasheet HTML 10Page - Analog Devices AD9523 Datasheet HTML 11Page - Analog Devices AD9523 Datasheet HTML 12Page - Analog Devices AD9523 Datasheet HTML 13Page - Analog Devices AD9523 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 60 page
background image
AD9523
Data Sheet
Rev. D | Page 10 of 60
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SDIO, SDO (OUTPUTS)
Output Logic 1 Voltage
2.7
V
Output Logic 0 Voltage
0.4
V
TIMING
Clock Rate (SCLK, 1/tSCLK)
25
MHz
Pulse Width High, tHIGH
8
ns
Pulse Width Low, tLOW
12
ns
SDIO to SCLK Setup, tDS
3.3
ns
SCLK to SDIO Hold, tDH
0
ns
SCLK to Valid SDIO and SDO, tDV
14
ns
CS to SCLK Setup, tS
10
ns
CS to SCLK Setup and Hold, tS, tC
0
ns
CS Minimum Pulse Width High, tPWH
6
ns
SERIAL CONTROL PORT—I²C MODE
VDD = VDD3_REF, unless otherwise noted.
Table 16.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SDA, SCL (WHEN INPUTTING DATA)
Input Logic 1 Voltage
0.7 × VDD
V
Input Logic 0 Voltage
0.3 × VDD
V
Input Current with an Input Voltage Between
0.1 × VDD and 0.9 × VDD
−10
+10
µA
Hysteresis of Schmitt Trigger Inputs
0.015 × VDD
V
Pulse Width of Spikes That Must Be
Suppressed by the Input Filter, tSPIKE
50
ns
SDA (WHEN OUTPUTTING DATA)
Output Logic 0 Voltage at 3 mA Sink Current
0.4
V
Output Fall Time from VIHMIN to VILMAX with
a Bus Capacitance from 10 pF to 400 pF
20 + 0.1 CB1
250
ns
TIMING
Note that all I2C timing values are referred to
VIHMIN (0.3 × VDD) and VILMAX levels (0.7 × VDD)
Clock Rate (SCL, fI2C)
400
kHz
Bus Free Time Between a Stop and Start
Condition, tIDLE
1.3
µs
Setup Time for a Repeated Start Condition, tSET;
STR
0.6
µs
Hold Time (Repeated) Start Condition, tHLD;STR
0.6
µs
After this period, the first clock pulse is
generated
Setup Time for Stop Condition, tSET;STP
0.6
µs
Low Period of the SCL Clock, tLOW
1.3
µs
High Period of the SCL Clock, tHIGH
0.6
µs
SCL, SDA Rise Time, tRISE
20 + 0.1 CB1
300
ns
SCL, SDA Fall Time, tFALL
20 + 0.1 CB1
300
ns
Data Setup Time, tSET;DAT
100
ns
Data Hold Time, tHLD;DAT
100
880
ns
This is a minor deviation from the original I²C
specification of 0 ns minimum2
Capacitive Load for Each Bus Line, CB1
400
pF
1 CB is the capacitance of one bus line in picofarads (pF).
2 According to the original I2C specification, an I2C master must also provide a minimum hold time of 300 ns for the SDA signal to bridge the undefined region of the SCL
falling edge.


Similar Part No. - AD9523

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9523 AD-AD9523 Datasheet
879Kb / 60P
   Jitter Cleaner and Clock Generator with 14 Differential or 29 LVCMOS Outputs
REV. C
AD9523-1 AD-AD9523-1 Datasheet
1Mb / 63P
   Low Jitter Clock Generator
AD9523-1/PCBZ AD-AD9523-1/PCBZ Datasheet
840Kb / 60P
   Low Jitter Clock Generator
REV. B
AD9523-1BCPZ AD-AD9523-1BCPZ Datasheet
840Kb / 60P
   Low Jitter Clock Generator
REV. B
AD9523-1BCPZ AD-AD9523-1BCPZ Datasheet
1Mb / 63P
   Low Jitter Clock Generator
More results

Similar Description - AD9523

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9524 AD-AD9524_15 Datasheet
973Kb / 56P
   Jitter Cleaner and Clock Generator
logo
Texas Instruments
CDCM6208V1F TI1-CDCM6208V1F Datasheet
2Mb / 87P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
LMK04100 TI1-LMK04100_14 Datasheet
1Mb / 52P
[Old version datasheet]   Family Clock Jitter Cleaner
CDCM6208 TI1-CDCM6208_14 Datasheet
2Mb / 89P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
CDCM6208 TI1-CDCM6208_18 Datasheet
2Mb / 92P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
logo
Analog Devices
AD9524BCPZ AD-AD9524BCPZ Datasheet
925Kb / 56P
   Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
Rev. E
AD9524 AD-AD9524 Datasheet
863Kb / 56P
   Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
REV. D
logo
Texas Instruments
CDCM6208 TI-CDCM6208 Datasheet
2Mb / 78P
[Old version datasheet]   2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS
LMK04803 TI1-LMK04803_14 Datasheet
2Mb / 139P
[Old version datasheet]   Low-Noise Clock Jitter Cleaner
CDCM6208V2G TI1-CDCM6208V2G Datasheet
2Mb / 88P
[Old version datasheet]   CDCM6208V2G 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com