Electronic Components Datasheet Search |
|
AD9523 Datasheet(PDF) 10 Page - Analog Devices |
|
|
AD9523 Datasheet(HTML) 10 Page - Analog Devices |
10 / 60 page AD9523 Data Sheet Rev. D | Page 10 of 60 Parameter Min Typ Max Unit Test Conditions/Comments SDIO, SDO (OUTPUTS) Output Logic 1 Voltage 2.7 V Output Logic 0 Voltage 0.4 V TIMING Clock Rate (SCLK, 1/tSCLK) 25 MHz Pulse Width High, tHIGH 8 ns Pulse Width Low, tLOW 12 ns SDIO to SCLK Setup, tDS 3.3 ns SCLK to SDIO Hold, tDH 0 ns SCLK to Valid SDIO and SDO, tDV 14 ns CS to SCLK Setup, tS 10 ns CS to SCLK Setup and Hold, tS, tC 0 ns CS Minimum Pulse Width High, tPWH 6 ns SERIAL CONTROL PORT—I²C MODE VDD = VDD3_REF, unless otherwise noted. Table 16. Parameter Min Typ Max Unit Test Conditions/Comments SDA, SCL (WHEN INPUTTING DATA) Input Logic 1 Voltage 0.7 × VDD V Input Logic 0 Voltage 0.3 × VDD V Input Current with an Input Voltage Between 0.1 × VDD and 0.9 × VDD −10 +10 µA Hysteresis of Schmitt Trigger Inputs 0.015 × VDD V Pulse Width of Spikes That Must Be Suppressed by the Input Filter, tSPIKE 50 ns SDA (WHEN OUTPUTTING DATA) Output Logic 0 Voltage at 3 mA Sink Current 0.4 V Output Fall Time from VIHMIN to VILMAX with a Bus Capacitance from 10 pF to 400 pF 20 + 0.1 CB1 250 ns TIMING Note that all I2C timing values are referred to VIHMIN (0.3 × VDD) and VILMAX levels (0.7 × VDD) Clock Rate (SCL, fI2C) 400 kHz Bus Free Time Between a Stop and Start Condition, tIDLE 1.3 µs Setup Time for a Repeated Start Condition, tSET; STR 0.6 µs Hold Time (Repeated) Start Condition, tHLD;STR 0.6 µs After this period, the first clock pulse is generated Setup Time for Stop Condition, tSET;STP 0.6 µs Low Period of the SCL Clock, tLOW 1.3 µs High Period of the SCL Clock, tHIGH 0.6 µs SCL, SDA Rise Time, tRISE 20 + 0.1 CB1 300 ns SCL, SDA Fall Time, tFALL 20 + 0.1 CB1 300 ns Data Setup Time, tSET;DAT 100 ns Data Hold Time, tHLD;DAT 100 880 ns This is a minor deviation from the original I²C specification of 0 ns minimum2 Capacitive Load for Each Bus Line, CB1 400 pF 1 CB is the capacitance of one bus line in picofarads (pF). 2 According to the original I2C specification, an I2C master must also provide a minimum hold time of 300 ns for the SDA signal to bridge the undefined region of the SCL falling edge. |
Similar Part No. - AD9523 |
|
Similar Description - AD9523 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |