![]() |
Electronic Components Datasheet Search |
|
AD9523 Datasheet(PDF) 44 Page - Analog Devices |
|
|
AD9523 Datasheet(HTML) 44 Page - Analog Devices |
44 / 60 page ![]() AD9523 Data Sheet Rev. D | Page 44 of 60 Addr (Hex) Register Name (MSB) Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 (LSB) Bit 0 Default Value (Hex) 0x01D PLL1 loop filter zero resistor control Reserved Reserved Reserved Reserved PLL1 loop filter, RZERO 0x00 0x01E Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x00 Output PLL (PLL2) 0x0F0 PLL2 charge pump control PLL2 charge pump control 0x00 0x0F1 PLL2 feedback N divider control A counter B counter 0x04 0x0F2 PLL2 control PLL2 lock detector power- down Reserved Enable frequency doubler Enable SPI control of antibacklash pulse width Antibacklash pulse width control PLL2 charge pump mode 0x03 0x0F3 VCO control Reserved Reserved Reserved Force release of distribution sync when PLL2 is unlocked Treat reference as valid Force VCO to midpoint frequency Calibrate VCO (not auto- clearing) Reserved 0x00 0x0F4 VCO divider control Reserved Reserved Reserved Reserved VCO divider power- down VCO divider 0x00 0x0F5 PLL2 loop filter control Pole 2 resistor (RPOLE2) Zero resistor (RZERO) Pole 1 capacitor (CPOLE1) 0x00 0x0F6 (9 bits) Reserved Reserved Reserved Reserved Reserved Reserved Reserved Bypass internal RZERO resistor 0x00 0x0F9 to 0x0FE Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x00 Clock Distribution 0x190 Channel 0 control Invert divider output Ignore sync Power- down channel Lower power mode Driver mode 0x00 0x191 10-bit channel divider[7:0] (LSB) 0x1F 0x192 Divider phase[5:0] 10-bit channel divider[9:8] (MSB) 0x04 0x193 Channel 1 control Invert divider output Ignore sync Power- down channel Lower power mode Driver mode 0x20 0x194 10-bit channel divider[7:0] (LSB) 0x1F 0x195 Divider phase[5:0] 10-bit channel divider[9:8] (MSB) 0x04 0x196 Channel 2 control Invert divider output Ignore sync Power- down channel Lower power mode Driver mode 0x00 0x197 10-bit channel divider[7:0] (LSB) 0x1F 0x198 Divider phase[5:0] 10-bit channel divider[9:8] (MSB) 0x04 0x199 Channel 3 control Invert divider output Ignore sync Power- down channel Lower power mode Driver mode 0x20 0x19A 10-bit channel divider[7:0] (LSB) 0x1F 0x19B Divider phase[5:0] 10-bit channel divider[9:8] (MSB) 0x04 0x19C Channel 4 control Invert divider output Ignore sync Power- down channel Lower power mode Driver mode 0x00 0x19D 10-bit channel divider[7:0] (LSB) 0x1F 0x19E Divider phase[5:0] 10-bit channel divider[9:8] (MSB) 0x04 |
Similar Part No. - AD9523 |
|
Similar Description - AD9523 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |