AD9523 datasheet(43/60 Pages) AD

Part #	AD9523

Description	Jitter Cleaner and Clock Generator

Download	60 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

43 / 60 page

Data Sheet

AD9523

Rev. D | Page 43 of 60

CONTROL REGISTERS

CONTROL REGISTER MAP

Register addresses that are not listed in Table 31 are not used, and writing to those registers has no effect. Registers that are marked as

reserved must never have their values changed. When writing to registers with bits that are marked reserved, the user must take care to

always write the default value for the reserved bits.

Table 31. Control Register Map

Addr

(Hex)

Register

Name

(MSB)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

(LSB)

Bit 0

Default

Value

(Hex)

Serial Port Configuration

0x000

SPI mode

serial port

configuration

SDO

active

LSB first/

address

increment

Soft reset

Reserved

Soft reset

LSB first/

address

increment

SDO active

0x00

I2C mode

serial port

configuration

Reserved

Soft reset

Reserved

Soft reset

Reserved

0x00

0x004

Readback

control

Reserved

Read back

active registers

0x00

0x005

EEPROM

customer

version ID

EEPROM customer version ID[7:0] (LSB)

0x00

0x006

EEPROM customer version ID[15:8] (MSB)

0x00

Input PLL (PLL1)

0x010

PLL1 REFA

R divider

control

10-bit REFA R divider[7:0] (LSB)

0x00

0x011

Reserved

10-bit REFA R divider[9:8]

(MSB)

0x00

0x012

PLL1 REFB

R divider

control

10-bit REFB R divider[7:0] (LSB)

0x00

0x013

Reserved

10-bit REFB R divider[9:8]

(MSB)

0x00

0x014

PLL1 reference

test divider

Reserved

REF_TEST divider

0x00

0x015

PLL1 reserved

Reserved

0x00

0x016

PLL1 feedback

N divider

control

10-bit PLL1 feedback divider[7:0] (LSB)

0x00

0x017

Reserved

10-bit PLL1 feedback divider[9:8]

(MSB)

0x00

0x018

PLL1 charge

pump control

PLL1

charge

pump

tristate

PLL1 charge pump control

0x0C

0x019

Reserved

Enable SPI

control of

antibacklash

pulse width

Antibacklash

pulse width control

PLL1 charge pump mode

0x00

0x01A

PLL1

input receiver

control

REF_TEST

input

receiver

enable

REFB

differential

receiver

enable

REFA

differential

receiver

enable

REFB receiver

enable

REFA

receiver

enable

Input

REFA,REFB

receiver

power-

down

control

enable

OSC_IN

single-ended

receiver

mode enable

(CMOS mode)

OSC_IN

differential

receiver mode

enable

0x00

0x01B

REF_TEST,

REFA, REFB,

and ZD_IN

control

Reserved

Zero delay

mode

OSC_IN signal

feedback

for PLL1

ZD_IN

single-

ended

receiver

mode

enable

(CMOS

mode)

ZD_IN

differen.

receiver

mode

enable

REFB

single-ended

receiver

mode enable

(CMOS mode)

REFA

single-ended

receiver

mode enable

(CMOS mode)

0x00

0x01C

PLL1

miscellaneous

control

Enable

REFB R

divider in-

dependent

division

control

OSC_CTRL

control

voltage to

VCC/2

when ref

clock fai

ls

Reserved

Reference selection mode

Reserved

0x00

Similar Part No. - AD9523

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9523	879Kb / 60P	Jitter Cleaner and Clock Generator with 14 Differential or 29 LVCMOS Outputs REV. C
	AD9523-1	1Mb / 63P	Low Jitter Clock Generator
	AD9523-1/PCBZ	840Kb / 60P	Low Jitter Clock Generator REV. B
	AD9523-1BCPZ	840Kb / 60P	Low Jitter Clock Generator REV. B
	AD9523-1BCPZ	1Mb / 63P	Low Jitter Clock Generator

More results

Similar Description - AD9523

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9524	973Kb / 56P	Jitter Cleaner and Clock Generator
Texas Instruments	CDCM6208V1F	2Mb / 87P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
	LMK04100	1Mb / 52P	[Old version datasheet] Family Clock Jitter Cleaner
	CDCM6208	2Mb / 89P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
	CDCM6208	2Mb / 92P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
Analog Devices	AD9524BCPZ	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E
Analog Devices	AD9524	863Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs REV. D
Texas Instruments	CDCM6208	2Mb / 78P	[Old version datasheet] 2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS
	LMK04803	2Mb / 139P	[Old version datasheet] Low-Noise Clock Jitter Cleaner
	CDCM6208V2G	2Mb / 88P	[Old version datasheet] CDCM6208V2G 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers

More results

AD9523 Datasheet(PDF) 43 Page - Analog Devices

AD9523 Datasheet(HTML) 43 Page - Analog Devices

Similar Part No. - AD9523

Similar Description - AD9523

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL