Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD9523 Datasheet(PDF) 35 Page - Analog Devices

Part # AD9523
Description  Jitter Cleaner and Clock Generator
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9523 Datasheet(HTML) 35 Page - Analog Devices

Back Button AD9523 Datasheet HTML 31Page - Analog Devices AD9523 Datasheet HTML 32Page - Analog Devices AD9523 Datasheet HTML 33Page - Analog Devices AD9523 Datasheet HTML 34Page - Analog Devices AD9523 Datasheet HTML 35Page - Analog Devices AD9523 Datasheet HTML 36Page - Analog Devices AD9523 Datasheet HTML 37Page - Analog Devices AD9523 Datasheet HTML 38Page - Analog Devices AD9523 Datasheet HTML 39Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 60 page
background image
Data Sheet
AD9523
Rev. D | Page 35 of 60
EEPROM OPERATIONS
The AD9523 contains an internal EEPROM (nonvolatile memory).
The EEPROM can be programmed by the user to create and
store a user-defined register setting file when the power is off.
This setting file can be used for power-up and chip reset as a
default setting. The EEPROM size is 512 bytes. Descriptions of
the EEPROM registers that control EEPROM operation can be
found in Table 58 and Table 59.
During the data transfer process, the write and read registers are
generally not available via the serial port, except for one readback
bit: STATUS_EEPROM (Register 0xB00[0]).
To determine the data transfer state through the serial port in
SPI mode, users can read the value of the STATUS_EEPROM
bit (1 = data transfer in process, and 0 = data transfer complete).
In I²C mode, the user can address the AD9523 slave port with
the external I²C master (send an address byte to the AD9523).
If the AD9523 responds with a no acknowledge bit, the data
transfer was not received. If the AD9523 responds with an
acknowledge bit, the data transfer process is complete. The user
can monitor the STATUS_EEPROM bit or use Register 0x232[4]
to program the STATUS0 pin to monitor the status of the data
transfer (see Table 55).
To transfer all 512 bytes to the EEPROM, it takes approximately
46 ms. To transfer the contents of the EEPROM to the active
register, it takes approximately 40 ms.
RESET, a hard reset (an asynchronous hard reset is executed by
briefly pulling RESET low), restores the chip either to the setting
stored in the EEPROM (the EEPROM pin = 1) or to the on-chip
setting (the EEPROM pin = 0). A hard reset also executes a
SYNC operation, which brings the outputs into phase alignment
according to the default settings. When the EEPROM is inactive
(the EEPROM pin = 0), it takes ~2 µs for the outputs to begin
toggling after RESET is issued. When the EEPROM is active
(the EEPROM pin = 1), it takes ~40 ms for the outputs to toggle
after RESET is brought high.
WRITING TO THE EEPROM
The EEPROM cannot be programmed directly through the serial
port interface. To program the EEPROM and store a register
setting file, follow these steps:
1.
Program the AD9523 registers to the desired circuit state.
If the user wants PLL2 to lock automatically after power-up,
the calibrate VCO bit (Register 0x0F3[1]) must be set to 1.
This allows VCO calibration to start automatically after
register loading. Note that a valid input reference signal
must be present during VCO calibration.
2.
Program the EEPROM buffer registers to the necessary
settings as described in the Programming the EEPROM
Buffer Segment section.
3.
Set the enable EEPROM write bit (Register 0xB02[0]) to 1
to enable the EEPROM.
4.
Set the REG2EEPROM bit (Register 0xB03[0]) to 1.
5.
Set the IO_UPDATE bit (Bit 0, Register 0x234[0]) to 1.
This starts the process of writing data into the EEPROM to
create the EEPROM setting file. This enables the EEPROM
controller to transfer the current register values, as well as
the memory address and instruction bytes from the EEPROM
buffer segment, into the EEPROM. After the write process
is completed, the internal controller sets the REG2EEPROM
bit back to 0.
6.
The STATUS_EEPROM bit (Register 0xB00[0]) indicates
the data transfer status between the EEPROM and the
control registers (1 = data transfer in process, and 0 = data
transfer complete). At the beginning of the data transfer,
the STATUS_EEPROM bit is set to 1 by the EEPROM
controller and cleared to 0 at the end of the data transfer.
The user can access STATUS_EEPROM via the STATUS0
pin when the STATUS0 pin is programmed to monitor the
STATUS_EEPROM bit. Alternatively, the user can monitor
the STATUS_EEPROM bit directly.
7.
When the data transfer is complete (STATUS_EEPROM = 0),
set the enable EEPROM write bit (Register 0xB02[0]) to 0.
Clearing the enable EEPROM write bit to 0 disables writing
to the EEPROM.
To ensure that the data transfer has completed correctly, verify
that the EEPROM data error bit (Register 0xB0[0]) is 0. A value
of 1 in this bit indicates a data transfer error. When an EEPROM
save/load transfer is complete, wait a minimum of 10 µs before
starting the next EEPROM save/load transfer.
READING FROM THE EEPROM
The following reset related events can start the process of
restoring the settings stored in the EEPROM to the control
registers. When the EEPROM_SEL pin is set high, do any of
the following to initiate an EEPROM read:
1.
Power up the AD9523.
2.
Perform a hardware chip reset by pulling the RESET pin
low and then releasing RESET.
3.
Set the self clearing soft reset bit (Bit 5, Register 0x000) to 1.
When the EEPROM_SEL pin is set low, set the self clearing
SOFT_EEPROM bit (Register 0xB02[1]) to 1. The AD9523 then
starts to read the EEPROM and loads the values into the AD9523
registers. If the EEPROM_SEL pin is low during reset or power-
up, the EEPROM is not active, and the AD9523 default values
are loaded instead.
When using the EEPROM to automatically load the AD9523
register values and lock the PLL, the calibrate VCO bit
(Register 0x0F3[1]) must be set to 1 when the register values are
written to the EEPROM. This allows VCO calibration to start
automatically after register loading. A valid input reference
signal must be present during VCO calibration.
To ensure that the data transfer has completed correctly, verify
that the EEPROM data error bit (Register 0xB0[0]) is set to 0.


Similar Part No. - AD9523

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9523 AD-AD9523 Datasheet
879Kb / 60P
Jitter Cleaner and Clock Generator with 14 Differential or 29 LVCMOS Outputs
REV. C
AD9523-1 AD-AD9523-1 Datasheet
1Mb / 63P
Low Jitter Clock Generator
AD9523-1/PCBZ AD-AD9523-1/PCBZ Datasheet
840Kb / 60P
Low Jitter Clock Generator
REV. B
AD9523-1BCPZ AD-AD9523-1BCPZ Datasheet
840Kb / 60P
Low Jitter Clock Generator
REV. B
AD9523-1BCPZ AD-AD9523-1BCPZ Datasheet
1Mb / 63P
Low Jitter Clock Generator
More results

Similar Description - AD9523

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9524 AD-AD9524_15 Datasheet
973Kb / 56P
Jitter Cleaner and Clock Generator
logo
Texas Instruments
CDCM6208V1F TI1-CDCM6208V1F Datasheet
2Mb / 87P
2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
LMK04100 TI1-LMK04100_14 Datasheet
1Mb / 52P
Family Clock Jitter Cleaner
CDCM6208 TI1-CDCM6208_14 Datasheet
2Mb / 89P
2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
CDCM6208 TI1-CDCM6208_18 Datasheet
2Mb / 92P
2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
logo
Analog Devices
AD9524BCPZ AD-AD9524BCPZ Datasheet
925Kb / 56P
Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
Rev. E
AD9524 AD-AD9524 Datasheet
863Kb / 56P
Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
REV. D
logo
Texas Instruments
CDCM6208 TI-CDCM6208 Datasheet
2Mb / 78P
2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS
LMK04803 TI1-LMK04803_14 Datasheet
2Mb / 139P
Low-Noise Clock Jitter Cleaner
CDCM6208V2G TI1-CDCM6208V2G Datasheet
2Mb / 88P
CDCM6208V2G 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com