AD9523 datasheet(32/60 Pages) AD

Part #	AD9523

Description	Jitter Cleaner and Clock Generator

Download	60 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

32 / 60 page

AD9523

Data Sheet

Rev. D | Page 32 of 60

the setup time is greater than tDV (time data valid). Streaming

mode does not skip over reserved or blank registers.

The default mode of the AD9523 serial control port is the

bidirectional mode. In bidirectional mode, both the sent data

and the readback data appear on the SDIO pin. It is also possible to

set the AD9523 to unidirectional mode. In unidirectional mode,

the readback data appears on the SDO pin.

A readback request reads the data that is in the serial control

port buffer area or the data that is in the active registers (see

Figure 36).

SERIAL

CONTROL

PORT

BUFFER

REGISTERS

UPDATE

REGISTERS

ACTIVE

REGISTERS

SCLK/SCL

SDO

SDIO/SDA

CS

Figure 36. Relationship Between Serial Control Port Buffer Registers and

Active Registers

SPI INSTRUCTION WORD (16 BITS)

The MSB of the instruction word is R/W, which indicates

whether the instruction is a read or a write. The next two bits

([W1:W0]) indicate the length of the transfer in bytes. The final

13 bits are the address ([A12:A0]) at which to begin the read or

write operation.

For a write, the instruction word is followed by the number of

bytes of data indicated by Bits[W1:W0] (see Table 25).

Table 25. Byte Transfer Count

W1

W0

Bytes to Transfer

0

1

0

1

2

1

0

3

1

Streaming mode

Bits[A12:A0] select the address within the register map that is

written to or read from during the data transfer portion of the

communications cycle. For multibyte transfers, this address is

the starting byte address. In MSB first mode, subsequent bytes

decrement the address.

SPI MSB/LSB FIRST TRANSFERS

The AD9523 instruction word and byte data can be MSB first

or LSB first. Any data written to Register 0x000 must be mirrored:

Bit 7 is mirrored to Bit 0, Bit 6 to Bit 1, Bit 5 to Bit 2, and Bit 4 to

Bit 3. This makes it irrelevant whether LSB first or MSB first is

in effect. The default for the AD9523 is MSB first.

When LSB first is set by Register 0x000[1] and Register 0x000[6],

it takes effect immediately because it affects only the operation

of the serial control port and does not require that an update be

executed.

When MSB first mode is active, the instruction and data bytes must

be written from MSB to LSB. Multibyte data transfers in MSB first

format start with an instruction byte that includes the register

address of the most significant data byte. Subsequent data bytes

must follow in order from the high address to the low address. In

MSB first mode, the serial control port internal address generator

decrements for each data byte of the multibyte transfer cycle.

When LSB first mode is active, the instruction and data bytes

must be written from LSB to MSB. Multibyte data transfers in

LSB first format start with an instruction byte that includes the

register address of the least significant data byte, followed by

multiple data bytes. In a multibyte transfer cycle, the internal

byte address generator of the serial port increments for each byte.

The AD9523 serial control port register address decrements

from the register address just written toward 0x000 for multibyte

input/output operations if MSB first mode is active (default). If

LSB first mode is active, the register address of the serial control

port increments from the address just written toward 0x234 for

multibyte input/output operations. Unused addresses are not

skipped for these operations.

For multibyte accesses that cross Address 0x234 or Address 0x000

in MSB first mode, the SPI internally disables writes to subsequent

registers and returns zeros for reads to subsequent registers.

Streaming mode always terminates when crossing address

boundaries (as shown in Table 26).

Table 26. Streaming Mode (No Addresses Are Skipped)

Write Mode

Address Direction

Stop Sequence

MSB First

Decrement

…, 0x001, 0x000, stop

Table 27. Serial Control Port, 16-Bit Instruction Word, MSB First

MSB

LSB

I15

I14

I13

I12

I11

I10

I9

I8

I7

I6

I5

I4

I3

I2

I1

I0

R/W

W1

W0

A12

A11

A10

A9

A8

A7

A6

A5

A4

A3

A2

A1

A0

Similar Part No. - AD9523

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9523	879Kb / 60P	Jitter Cleaner and Clock Generator with 14 Differential or 29 LVCMOS Outputs REV. C
	AD9523-1	1Mb / 63P	Low Jitter Clock Generator
	AD9523-1/PCBZ	840Kb / 60P	Low Jitter Clock Generator REV. B
	AD9523-1BCPZ	840Kb / 60P	Low Jitter Clock Generator REV. B
	AD9523-1BCPZ	1Mb / 63P	Low Jitter Clock Generator

More results

Similar Description - AD9523

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9524	973Kb / 56P	Jitter Cleaner and Clock Generator
Texas Instruments	CDCM6208V1F	2Mb / 87P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
	LMK04100	1Mb / 52P	[Old version datasheet] Family Clock Jitter Cleaner
	CDCM6208	2Mb / 89P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
	CDCM6208	2Mb / 92P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
Analog Devices	AD9524BCPZ	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E
Analog Devices	AD9524	863Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs REV. D
Texas Instruments	CDCM6208	2Mb / 78P	[Old version datasheet] 2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS
	LMK04803	2Mb / 139P	[Old version datasheet] Low-Noise Clock Jitter Cleaner
	CDCM6208V2G	2Mb / 88P	[Old version datasheet] CDCM6208V2G 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers

More results

AD9523 Datasheet(PDF) 32 Page - Analog Devices

AD9523 Datasheet(HTML) 32 Page - Analog Devices

Similar Part No. - AD9523

Similar Description - AD9523

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL