![]() |
Electronic Components Datasheet Search |
|
LTC2220 Datasheet(PDF) 23 Page - Linear Technology |
|
|
LTC2220 Datasheet(HTML) 23 Page - Linear Technology |
23 / 32 page ![]() LTC2220/LTC2221 23 22201fa duty cycle stabilizer will maintain a constant 50% internal duty cycle. If the clock is turned off for a long period of time, the duty cycle stabilizer circuit will require one hundred clock cycles for the PLL to lock onto the input clock. To use the clock duty cycle stabilizer, the MODE pin should be connected to 1/3VDD or 2/3VDD using external resistors. The lower limit of the LTC2220/LTC2221 sample rate is determined by droop of the sample-and-hold circuits. The pipelined architecture of this ADC relies on storing analog signals on small valued capacitors. Junction leakage will discharge the capacitors. The specified minimum operat- ing frequency for the LTC2220/LTC2221 is 1Msps. Digital Output Modes The LTC2220/LTC2221 can operate in several digital out- put modes: LVDS, CMOS running at full speed, and CMOS demultiplexed onto two buses, each of which runs at half speed. In the demultiplexed CMOS modes the two buses (referred to as bus A and bus B) can either be updated on alternate clock cycles (interleaved mode) or simultaneously (simultaneous mode). For details on the clock timing, refer to the timing diagrams. The LVDS pin selects which digital output mode the part uses. This pin has a four-level logic input which should be connected to GND, 1/3VDD, 2/3VDD or VDD. An external resistor divider can be used to set the 1/3VDD or 2/3VDD logic values. Table 2 shows the logic states for the LVDS pin. APPLICATIO S I FOR ATIO LTC2220/LTC2221 22201 F13a OVDD VDD VDD 0.1 µF 43 Ω TYPICAL DATA OUTPUT OGND OVDD 0.5V TO 3.6V PREDRIVER LOGIC DATA FROM LATCH OE Figure 13a. Digital Output Buffer in CMOS Mode DIGITAL OUTPUTS Table 1. Output Codes vs Input Voltage AIN + – AIN– D11 – D0 D11 – D0 (2V Range) OF (Offset Binary) (2’s Complement) >+1.000000V 1 1111 1111 1111 0111 1111 1111 +0.999512V 0 1111 1111 1111 0111 1111 1111 +0.999024V 0 1111 1111 1110 0111 1111 1110 +0.000488V 0 1000 0000 0001 0000 0000 0001 0.000000V 0 1000 0000 0000 0000 0000 0000 –0.000488V 0 0111 1111 1111 1111 1111 1111 –0.000976V 0 0111 1111 1110 1111 1111 1110 –0.999512V 0 0000 0000 0001 1000 0000 0001 –1.000000V 0 0000 0000 0000 1000 0000 0000 <–1.000000V 1 0000 0000 0000 1000 0000 0000 22201 F12Ía ENC– 1.6V VTHRESHOLD = 1.6V ENC+ 0.1 µF LTC2220/ LTC2221 22201 F12b ENC– ENC+ 130 Ω 3.3V 3.3V 130 Ω D0 Q0 Q0 MC100LVELT22 LTC2220/ LTC2221 83 Ω 83 Ω Figure 12a. Single-Ended ENC Drive, Not Recommended for Low Jitter Figure 12b. ENC Drive Using a CMOS to PECL Translator Table 2. LVDS Pin Function LVDS Digital Output Mode GND Full-Rate CMOS 1/3VDD Demultiplexed CMOS, Simultaneous Update 2/3VDD Demultiplexed CMOS, Interleaved Update VDD LVDS Digital Output Buffers (CMOS Modes) Figure 13a shows an equivalent circuit for a single output buffer in the CMOS output mode. Each buffer is powered by OVDD and OGND, which are isolated from the ADC power and ground. The additional N-channel transistor in the output driver allows operation down to voltages as low as 0.5V. The internal resistor in series with the output makes the output appear as 50 Ω to external circuitry and may eliminate the need for external damping resistors. |
Similar Part No. - LTC2220 |
|
Similar Description - LTC2220 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |