Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1461KV33 Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7C1461KV33
Description  36-Mbit (1M36/2M18) Flow-Through SRAM with NoBL??Architecture
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1461KV33 Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1461KV33 Datasheet HTML 5Page - Cypress Semiconductor CY7C1461KV33 Datasheet HTML 6Page - Cypress Semiconductor CY7C1461KV33 Datasheet HTML 7Page - Cypress Semiconductor CY7C1461KV33 Datasheet HTML 8Page - Cypress Semiconductor CY7C1461KV33 Datasheet HTML 9Page - Cypress Semiconductor CY7C1461KV33 Datasheet HTML 10Page - Cypress Semiconductor CY7C1461KV33 Datasheet HTML 11Page - Cypress Semiconductor CY7C1461KV33 Datasheet HTML 12Page - Cypress Semiconductor CY7C1461KV33 Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 23 page
background image
CY7C1461KV33
CY7C1463KV33
Document Number: 001-66681 Rev. *G
Page 9 of 23
Burst Write Accesses
The CY7C1461KV33/CY7C1463KV33 have an on-chip burst
counter that provides the ability to supply a single address and
conduct up to four write operations without reasserting the
address inputs. ADV/LD must be driven LOW to load the initial
address, as described in the Single Write Accesses section.
When ADV/LD is driven HIGH on the subsequent clock rise, the
chip enables (CE1, CE2, and CE3) and WE inputs are ignored
and the burst counter is incremented. The correct BWX inputs
must be driven in each cycle of the burst write, to write the correct
bytes of data.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ places
the SRAM in a power conservation sleep mode. Two clock cycles
are required to enter into or exit from this sleep mode. When in
this mode, data integrity is guaranteed. Accesses pending when
entering the sleep mode are not considered valid nor is the
completion of the operation guaranteed. The device must be
deselected prior to entering the sleep mode. CE1, CE2, and CE3,
must remain inactive for the duration of tZZREC after the ZZ input
returns LOW.
Interleaved Burst Address Table
(MODE = Floating or VDD)
First
Address
A1: A0
Second
Address
A1: A0
Third
Address
A1: A0
Fourth
Address
A1: A0
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Linear Burst Address Table
(MODE = GND)
First
Address
A1: A0
Second
Address
A1: A0
Third
Address
A1: A0
Fourth
Address
A1: A0
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
ZZ Mode Electrical Characteristics
Parameter
Description
Test Conditions
Min
Max
Unit
IDDZZ
Sleep mode standby current
ZZ > VDD– 0.2 V
75
mA
tZZS
Device operation to ZZ
ZZ > VDD – 0.2 V
2tCYC
ns
tZZREC
ZZ recovery time
ZZ < 0.2 V
2tCYC
–ns
tZZI
ZZ active to sleep current
This parameter is sampled
2tCYC
ns
tRZZI
ZZ Inactive to exit sleep current This parameter is sampled
0
ns


Similar Part No. - CY7C1461KV33

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1461AV25 CYPRESS-CY7C1461AV25 Datasheet
459Kb / 29P
36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1461AV25-100AXC CYPRESS-CY7C1461AV25-100AXC Datasheet
459Kb / 29P
36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1461AV25-100AXI CYPRESS-CY7C1461AV25-100AXI Datasheet
459Kb / 29P
36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1461AV25-100BZC CYPRESS-CY7C1461AV25-100BZC Datasheet
459Kb / 29P
36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1461AV25-100BZI CYPRESS-CY7C1461AV25-100BZI Datasheet
459Kb / 29P
36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM with NoBL??Architecture
More results

Similar Description - CY7C1461KV33

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1460SV25 CYPRESS-CY7C1460SV25 Datasheet
429Kb / 31P
36-Mbit (1M 횞 36/2M 횞 18) Pipelined SRAM with NoBL??Architecture
CY7C1460KV25 CYPRESS-CY7C1460KV25 Datasheet
830Kb / 32P
36-Mbit (1M 횞 36/2M 횞 18) Pipelined SRAM with NoBL??Architecture (With ECC)
CY7C1460KV33 CYPRESS-CY7C1460KV33 Datasheet
1,010Kb / 31P
36-Mbit (1M 횞 36/2M 횞 18) Pipelined SRAM with NoBL??Architecture (With ECC)
CY7C1371KV33 CYPRESS-CY7C1371KV33 Datasheet
682Kb / 24P
18-Mbit (512K 횞 36/1M 횞 18) Flow-Through SRAM with NoBL??Architecture (With ECC)
CY7C1441KV33 CYPRESS-CY7C1441KV33 Datasheet
1Mb / 32P
36-Mbit (1M 횞 36/2M 횞 18) Flow-Through SRAM (With ECC)
CY7C1371S CYPRESS-CY7C1371S Datasheet
898Kb / 29P
18-Mbit (512K 횞 36) Flow-Through SRAM with NoBL??Architecture
CY7C1461AV33 CYPRESS-CY7C1461AV33_12 Datasheet
442Kb / 24P
36-Mbit (1 M 횞 36/2 M 횞 18) Flow-Through SRAM with NoBL??Architecture
CY7C1370KV25 CYPRESS-CY7C1370KV25 Datasheet
2Mb / 30P
18-Mbit (512K 횞 36/1M 횞 18) Pipelined SRAM with NoBL??Architecture
CY7C1441KV25 CYPRESS-CY7C1441KV25 Datasheet
856Kb / 29P
36-Mbit (1M 횞 36) Flow-Through SRAM
CY7C1370B CYPRESS-CY7C1370B Datasheet
759Kb / 27P
512K 횞 36/1M 횞 18 Pipelined SRAM with NoBL Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com