CY7C1441KV33 datasheet(4/32 Pages) CYPRESS

Part #	CY7C1441KV33

Description	36-Mbit (1M 횞 36/2M 횞 18) Flow-Through SRAM (With ECC)

Download	32 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

4 / 32 page

CY7C1441KV33

CY7C1443KV33

CY7C1441KVE33

Document Number: 001-66677 Rev. *I

Page 4 of 32

Contents

Pin Configurations ........................................................... 5

Pin Definitions .................................................................. 7

Functional Overview ........................................................ 8

Single Read Accesses ................................................ 8

Single Write Accesses Initiated by ADSP ................... 8

Single Write Accesses Initiated by ADSC ................... 9

Burst Sequences ......................................................... 9

Sleep Mode ................................................................. 9

On-Chip ECC .............................................................. 9

Interleaved Burst Address Table ................................. 9

Linear Burst Address Table ......................................... 9

ZZ Mode Electrical Characteristics .............................. 9

Truth Table ...................................................................... 10

Partial Truth Table for Read/Write ................................ 11

IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 12

Disabling the JTAG Feature ...................................... 12

Test Access Port (TAP) ............................................. 12

PERFORMING A TAP RESET .................................. 12

TAP REGISTERS ...................................................... 12

TAP Instruction Set ................................................... 13

TAP Controller State Diagram ....................................... 14

TAP Controller Block Diagram ...................................... 14

TAP Timing ...................................................................... 14

TAP AC Switching Characteristics ...............................15

3.3 V TAP AC Test Conditions ....................................... 15

3.3 V TAP AC Output Load Equivalent ......................... 15

2.5 V TAP AC Test Conditions ....................................... 15

2.5 V TAP AC Output Load Equivalent ......................... 15

TAP DC Electrical Characteristics

and Operating Conditions ............................................. 16

Identification Register Definitions ................................ 17

Scan Register Sizes ....................................................... 17

Identification Codes ....................................................... 17

Boundary Scan Order .................................................... 18

Maximum Ratings ........................................................... 19

Operating Range ............................................................. 19

Neutron Soft Error Immunity ......................................... 19

Electrical Characteristics ............................................... 19

DC Characteristics .................................................... 19

Capacitance .................................................................... 21

Thermal Resistance ........................................................ 21

AC Test Loads and Waveforms ..................................... 21

Switching Characteristics .............................................. 22

Timing Diagrams ............................................................ 23

Ordering Information ...................................................... 27

Ordering Code Definitions ......................................... 27

Package Diagrams .......................................................... 28

Acronyms ........................................................................ 30

Document Conventions ................................................. 30

Units of Measure ....................................................... 30

Document History Page ................................................. 31

Sales, Solutions, and Legal Information ...................... 32

Worldwide Sales and Design Support ....................... 32

Products .................................................................... 32

PSoC® Solutions ...................................................... 32

Cypress Developer Community ................................. 32

Technical Support ..................................................... 32

Similar Part No. - CY7C1441KV33

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1441KV25	856Kb / 29P	36-Mbit (1M 횞 36) Flow-Through SRAM

More results

Similar Description - CY7C1441KV33

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1460SV25	429Kb / 31P	36-Mbit (1M 횞 36/2M 횞 18) Pipelined SRAM with NoBL??Architecture
	CY7C1370KV33	999Kb / 32P	18-Mbit (512K 횞 36/1M 횞 18) Pipelined SRAM with NoBL??Architecture (With ECC)
	CY7C1371KV33	682Kb / 24P	18-Mbit (512K 횞 36/1M 횞 18) Flow-Through SRAM with NoBL??Architecture (With ECC)
	CY7C1381KV33	1Mb / 34P	18-Mbit (512K 횞 36/1M 횞 18) Flow-Through SRAM (With ECC)
	CY7C1440KV33	3Mb / 33P	36-Mbit (1M 횞 36/2M 횞 18) Pipelined Sync SRAM (With ECC)
	CY7C1441KV25	856Kb / 29P	36-Mbit (1M 횞 36) Flow-Through SRAM
	CY7C1444KV33	1Mb / 22P	36-Mbit (1M 횞 36/2M 횞 18) Pipelined DCD Sync SRAM
	CY7C1460KV25	830Kb / 32P	36-Mbit (1M 횞 36/2M 횞 18) Pipelined SRAM with NoBL??Architecture (With ECC)
	CY7C1460KV33	1,010Kb / 31P	36-Mbit (1M 횞 36/2M 횞 18) Pipelined SRAM with NoBL??Architecture (With ECC)
	CY7C1461KV33	2Mb / 23P	36-Mbit (1M 횞 36/2M 횞 18) Flow-Through SRAM with NoBL??Architecture

More results

CY7C1441KV33 Datasheet(PDF) 4 Page - Cypress Semiconductor

CY7C1441KV33 Datasheet(HTML) 4 Page - Cypress Semiconductor

Similar Part No. - CY7C1441KV33

Similar Description - CY7C1441KV33

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL