Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT77105 Datasheet(PDF) 6 Page - Integrated Device Technology

Part # IDT77105
Description  PHY (TC-PMD) for 25.6 Mbps ATM Networks
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT77105 Datasheet(HTML) 6 Page - Integrated Device Technology

Back Button IDT77105 Datasheet HTML 2Page - Integrated Device Technology IDT77105 Datasheet HTML 3Page - Integrated Device Technology IDT77105 Datasheet HTML 4Page - Integrated Device Technology IDT77105 Datasheet HTML 5Page - Integrated Device Technology IDT77105 Datasheet HTML 6Page - Integrated Device Technology IDT77105 Datasheet HTML 7Page - Integrated Device Technology IDT77105 Datasheet HTML 8Page - Integrated Device Technology IDT77105 Datasheet HTML 9Page - Integrated Device Technology IDT77105 Datasheet HTML 10Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
6 of 24
September 11, 2000
IDT77105
Functional Description
Functional Description
Functional Description
Functional Description
25MbpsATM Communications Standard
25MbpsATM Communications Standard
25MbpsATM Communications Standard
25MbpsATM Communications Standard
The IDT77105 implements the physical layer standard for 25.6Mbps
ATM network communications. The physical layer is divided into a Phys-
ical Media Dependent sub layer (PMD) and Transmission Convergence
(TC) sub layer. The PMD sub layer includes the functions for the trans-
mitter, receiver, and timing recovery that allow connection to transmis-
sion media conforming to TIA/EIA 568 (UTP Category 3). The TC sub
layer defines the line coding, scrambling, data framing and synchroniza-
tion, and is described below.
Transmission Convergence (TC) Sub Layer
Transmission Convergence (TC) Sub Layer
Transmission Convergence (TC) Sub Layer
Transmission Convergence (TC) Sub Layer
Introduction
Under control of a switch interface or Segmentation and Reassembly
(SAR) unit, the 25.6Mbps ATM PHY accepts a 53-byte ATM cell, scram-
bles the data, appends a command byte to the beginning of the cell, and
encodes the entire 53 bytes before transmission. These data transfor-
mations ensure that the signal is evenly distributed across the frequency
spectrum. In addition, the serialized bit stream is NRZI coded. An 8kHz
timing sync pulse may be used for isochronous communications.
Data Structure and Framing
Each 53-byte ATM cell is preceded with a command byte. This byte
is distinguished by an escape symbol followed by one of 17 encoded
symbols. Together, this byte forms one of seventeen possible command
bytes. Three command bytes are defined:
1. X_X (read: 'escape' symbol followed by another 'escape'): Start-
of-cell with scrambler/descrambler reset.
2.
X_4 ('escape' followed by '4'): Start-of-cell without scrambler/
descrambler reset.
3.
X_8 ('escape' followed by '8'): 8kHz timing marker. This
command byte is generated when the 8kHz sync pulse is
detected, and has priority over all line activity (data or command
bytes). It is transmitted immediately when the sync pulse is
detected. When this occurs during a cell transmission, the data
transfer is temporarily interrupted on an octet boundary, and the
X_8 command byte is inserted. This condition is the only allowed
interrupt in an otherwise contiguous transfer.
Below is an illustration of the cell structure and command byte usage:
{X_X} {53-byte ATM cell} {X_4} {53-byte ATM {X_8} cell} ...
In the above example, the first ATM cell is preceded by the X_X start-
of-cell command byte which resets both the transmitter-scrambler and
receiver-descrambler pseudo-random nibble generators (PRNG) to their
initial states. The following cell illustrates the insertion of a start-of-cell
command without scrambler/descrambler reset. During this cell's trans-
mission, an 8kHz timing sync pulse triggers insertion of the X_8 8kHz
timing marker command byte.
Transmission Description
Refer to the 25Mbps PHY Transmit Block Diagram on the previous
page. Cell transmission begins with the Octet Interface Control:
!
The SAR (or other upstream system) confirms that the PHY may
accept transmit data by polling the TxFull flag. If this signal is
'high' (PHY xmit buffer not full), the SAR then asserts TxEnb.
!
The SAR then asserts TxSOC for one cycle of TxCLK, while
putting the first byte on the TxData bus. TxSOC is then
deasserted.
!
Following bytes are transmitted by putting them onto the TxData
bus while TxEnb is asserted.
!
4-bit data (MSB first) is asynchronously (to TxClk) sent to the
'Scrambler'.
Figure 1 Mbps TC Transmit Block Diagram 8. 25 Mbps PHY Xmit Block Diagram
Octet
Interface
Control,
HEC Gen. &
Insertion
8
TxData
Scrambler
4
Command
Byte
Insertion
4
PRNG
4
Scramble
Nibble
Next
Reset
TxSOC
TxClk
TxEnb
TxFull
4b/5b
Encoding
4
NRZI
Encoding
1
Tx +
Tx -
32MHz
Clock Input
TxR ef
(8kHz)
3445 drw 03
2Cells


Similar Part No. - IDT77105

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT77155 IDT-IDT77155 Datasheet
307Kb / 50P
   PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS
IDT77155L155 IDT-IDT77155L155 Datasheet
307Kb / 50P
   PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS
IDT77155L155PX IDT-IDT77155L155PX Datasheet
307Kb / 50P
   PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS
More results

Similar Description - IDT77105

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT77V1253 IDT-IDT77V1253 Datasheet
449Kb / 44P
   TRIPLE PORT PHY (PHYSICAL LAYER) FOR 25.6 AND 51.2 MBPS ATM NETWORKS
IDT77V106L25 IDT-IDT77V106L25 Datasheet
216Kb / 27P
   3.3V ATM PHY for 25.6 and 51.2 Mbps
IDT77155 IDT-IDT77155 Datasheet
307Kb / 50P
   PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS
IDT77V1254L25 IDT-IDT77V1254L25 Datasheet
840Kb / 47P
   Quad Port PHY (Physical Layer) for 25.6 and 51.2 ATM Networks
logo
Bel Fuse Inc.
S558-5999-85 BEL-S558-5999-85 Datasheet
245Kb / 2P
   ATM 25.6 MBPS INTERFACEMODULE
logo
Integrated Device Techn...
IDT77V1264L200 IDT-IDT77V1264L200 Datasheet
390Kb / 49P
   Quad Port PHY (Physical Layer) for 25.6, 51.2, and 204.8 Mbps ATM Networks and Backplane Applications
IDT77V126L200 IDT-IDT77V126L200 Datasheet
229Kb / 30P
   Single Port PHY (Physical Layer) for 25.6, 51.2, and 204.8 Mbps ATM Networks and Backplane Applications
IDT77V107 IDT-IDT77V107 Datasheet
325Kb / 24P
   Single ATM PHY for 25.6 and 51.2 Mbps with Utopia Level 2
logo
Bel Fuse Inc.
S553-1084-04 BEL-S553-1084-04 Datasheet
259Kb / 2P
   ATM 25.6 MBPS INTERFACE MODULE
S556-2006-32 BEL-S556-2006-32 Datasheet
224Kb / 2P
   ATM 25.6 MBPS FILTER MODULE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com